Roll No. ...... Printed Pages: 2 8708

## Transpolential term may be BT-7/D12

#### **VLSI DESIGN**

## Paper-ECE-401-E

Time allowed: 3 hours?

[Maximum marks: 100

Note: Attempt any five questions by selecting at least one from each unit.

# that is floor planning? What are the objectives

- 1. (a) With proper illustrations show how a transistor is fabricated in a LOCOS, self-aligned E/D NMOS process.
  - (b) Write the equation of threshold voltage of a NMOS transistor and explain each term.
- 2. What is the need of stick diagrams? Draw a stick diagram of a 1-bit full adder cell in a single poly, single metal N-Well CMOS process. Assume all inputs and outputs to be in poly running vertically from top to bottom on same x coordinate, Power lines to be horizontally running in metal. Give legend.

### Unit-II would oil amount

- 3. (a) What are the limits to scaling? Discuss. 10
  - (b) Discuss the complete scaling theory. 10

8708

[Turn over

Download all Notes and papers from Stu

	ering i Series (1964) Ang malayana (1964)	(2) Cappan ba	Prim	
4.	(a)	What do you understand by Layout methodolo	gies?	
		Discuss. Markage P.	10	
	(b)	Discuss the various packaging techniques us	ed by	
		IC industry. Also discuss the merits and den	nerits	
		of each.	10	
135()	12091	i Attempt any five anesting by selecting as from each unit	Pilose	
5.				
		of floor planning?	10	
		Discuss one placement algorithm.	10	
6.	What is Kernighan-Lin algorithm? How can one use the			
	algorithm for a vertex set with an odd number of elements $2n + 1$ elements? What about a situation in which the			
		do not need to have the same size but may diff	er by	
	at m	ost m elements?	20	
		igniz woo along the Reinstein in indicate to Unit-IV		
7.	Disc	Discuss the Timing driven Placement and Routing.		
	Discuss the critical issues involved and algorithms used			
	to tackle them.		20	
8.	Discuss the following: 20			
01	(a)	Delay Models		
	(b)	Timing driven routing via minimization.	in the state	