Roll .No.

Total Pages : 2 VLSI semenes White and inches the sements

8926

P.T.O.

BT-7/D09

VLSI DESIGN

Paper : ECE-401(E)

Time: Three Hours]

[Maximum Marks: 100

Note: Attempt five questions by selecting at least one question from each section.

SECTION-I

- Describe the NMOS IC fabrication with its process 1. sequence and also discuss mask requirements. 10
 - (b) Describe the various electrical properties of CMOS inverter. 10
- Describe NMOS inverter transfer characteristics. 2. (a) 10
 - (b) Describe design rules in context to MOS design process with diagram and explain their significance. 10

SECTION-II

- What do you mean by delay in MOS circuits? Explain (a) how it effects the circuit operation with necessary expressions.
 - (b) What do you mean by the layout of a circuit? Explain basic layout methodologies. 12
- 4. (a) Discuss the concept of circuit abstraction and its significance in layout design rules. 10

Download all Notes and papers from StudentSuvidha.com 8926/2400/KD/118

(b)	Explain various Packaging techniques that are adopted
	in VLSI systems. What are the key factors that are to be taken care of during packaging a MOS device? 10
	SECTION-III
(2)	Discuss Simulated appealing appears for the

5. (a) Discuss Simulated annealing approach for placement.

(b) Discuss Rectangular dual graph approach to floor planning?

- 6. (a) Describe basic fundamentals of Routing. Explain switchbox routing in detail.
 - (b) Describe routing in Row-based FPGAs. 10

SECTION-IV

- (a) Describe Zero stack algorithm in timing driven placement issue in context of circuit layout performance.
 - (b) Describe delay in RC trees for CMOS VLSI circuit with example.
- 8. (a) Describe with example when to use Constrained via Minimization.
 - (b) Explain Buffered clock trees in timing driven routing.

10

10