

Roll No.

Printed Pages : 2

8708

BT-7 / M-14

VLSI DESIGN

Paper – ECE-401 E (Opt. ii)

Time allowed : 3 hours] [Maximum marks : 100

Note : Attempt any **five** questions by selecting at least **one** question from each unit. Each question carries equal marks.

Unit-I

- (a) Explain the processing steps in fabrication of NMOS technology with neat sketches.
(b) Explain about stick diagram with colour coding and monochrome encoding.
- (a) Draw the circuit of CMOS Inverter and explain its operation.
(b) What are the various pull-up transistors used for inverters?

Unit-II

- Write down the difference between CMOS and Bi-CMOS technology.
- What is latch-up problem ? How latch up problem is solved in P-well, N-well CMOS process ?

Unit-III

- Explain Kernighan-Lin partitioning algorithm with an example.

8708

P.T.O.

8708

(2)

- Explain Fiduccia-Mattheyses partitioning algorithm with an example.
- What are the various delay models used in VLSI design. Explain RC delay model in detail.
- What do you mean by via ? Explain how via minimization is done ?

8708

8708