END TERM EXAMINATION

Paper Code: ETEC-205	Subject: Switching Theory & Logic Design
Time: 3 Hours	Maximum Marks: 7
Note: Attempt any five qu	estions including Q no.1 which is compulsory.
Inte	ernal choice is indicated.

-	
Q1	(a) Convert the Hexadecimal number 68BE to Binary and then convert it
	to Octal.
	(b) Explain Cary look Allead Adder with Blagram.
	(c) Subtract the following billary 100 s.
	(i) 10110-1011
	(ii) 1100.10-111.01 (d) Why Exces-3 known as self-complementing code? Explain with
	evample
	(e) What is the drawback of JK flip-flop?
	(f) What are the advantages of CMOS?
	(g) Implement function $F(a,b,c) = ab + bc$ using 4:1 Mux.
	(b) Difference between Mealy and Moore models.
	(i) How ASM chart is different from Flowchart?
	(i) Familia in brief about Fault models of Sequential circuits.
	(k) What do you mean by the term State Table? Explain with Example. (2)
Q2	(a) Obtain the minimal expression using Tabular method and implement (7.5)
	it in universal logic
	$F = \sum m(1,5,6,12,13,14) + d(2,4)$
	(b) Explain with the help of circuit diagram binary to Excess-3 code (5)
	converter.
	OR PI A and PAI. (2.5)
Q3	(a) Discuss the difference between PLA and PAL. (2.5)
	(a) Discuss the uniciplical state of the comparator. (b) With the help of equations explain 4 bit comparator. (c) Implement the following multiple output combinational logic circuit (5)
	using a 3-to-8 line Decoder? (5)
	using a 3-10-8 line Decoder.
	(i) $F1 = \sum m(0,1,2,6)$
	(ii) $F2 = \sum m(2,4,6)$
	(iii) $F3 = \sum m(0,1,5,6)$
	(a) Show the characteristic equation for the complement output of a JK
Q4	
	flip-flop is $\overline{Q}(t+1) = \overline{J} \overline{Q} + KQ$ The help of Multiplexers. (5)
	Q(t+1) = JQ + KQ (b) Explain four bit Bi-directional Register with the help of Multiplexers.(5) (5) (3.5)
	(b) Explain four bit Bi-directional Regions (3.5) (c) Explain the characteristic of TTL logic family.
	(7)
Q5	(a) Design a decade synchronous of countries (2.5) (b) With the help of circuit diagram, explain CMOS logic gate. (2.5) (3)
	(b) With the help of circuit diagram, explain on the ball of Timing Diagram. (c) Explain Twisted Ring counter with the help of Timing Diagram. (3)
	(c) Explain Twisted King Counter with the
	(a) Design a sequence detector that will detect the sequence 1011 and (7.5)
Q6	(a) Design a sequence detector that win detector that window the detector that win detector that win detector that win detector that win d
	sequence should be Overlapping. (7.5)
	(b) Explain capabilities and Limitations of FSM.
	ETEC-205

OR

(a) For the state table given below, find the equivalence partition and Q7corresponding reduced machine in standard form. (4.5)

Present State	Next State, Z		
Α	B,1	H,1	
В	F, 1	D,1	
C	D,0	E, 1	
D	C,1	F,1	
E	D,1	C,1	
F	C,1	C,1	
G	C,1	D,1	
Н	C,0	A, 1	

- (b) For the state table given below, find the set of maximal compatibles using-
 - (i) Merger graph method
 - (ii) Merger table method

PS	Next State				
	IO	I1	12	I3	
A	C,0	-	C,0	-	
В	Α,-	B, 1	C,-	-	
C	-	C,0	-,1	D,0	
D	F,O	-	E,1	C,-	
E	F,0	-	Α,-	C,1	
F	-	B.1	0	B,1	

- (a) Draw the ASM chart for the following state transitions. Start from **Q8** initial state T1, then, if xy=00 go to T2, if xy=01 goto T3, if xy=10 goto T1, otherwise goto T3 and Design its control unit using Multiplexers. (7.5)
 - (b) Explain different fault detection experiments in sequential circuits. (5)
- (a) Draw the state Diagram, state Table and the ASM chart for a 3 bit Q9 down counter. The circuit should generate an output 1 whenever the (6.5)count becomes minimum or maximum. $(2\pi 3=6)$
 - (a) Write short notes on the following:-
 - (i) Homing Experiments
 - (ii) Distinguishing Experiments.

ETEC-205 P2/2