Roll No.

24043

B. Tech 3rd Semester (IT) Examination – December, 2017

DIGITAL ELECTRONICS

Paper: EE-204-F

Time : Three Hours]

[Maximum Marks: 100

Before answering the questions, candidates should ensure that they have been supplied the correct and complete question paper.

No complaint in this regard, will be entertained after examination.

Note: Attempt five questions, Question No. 1 is compulsory and one question from each Sections.

All questions carry equal marks.

1. (a) What is Latch?

 $5 \times 4 = 20$

(b) Realize EX-OR gate using NAND gate.

(c) Differentiate:

Ripple counter and synchronous counter.

(d) Draw and explain circuit for one bit comparator.

24043-7150-(P-3)(Q-9)(17)

P. T. O.

Download all Notes and papers from StudentSuvidha.com

SECTION - A

3. (a) What are universal gates? Derive basic gates N 4. (a) Explain full adder with truth table and circuit. 10 (i) Multiply (5.65)₈ by (2.432)₈ (b) Design the ckt. after minimizing using k-map •10 (iv) Convert (34674)8 into ()2 (iii) Convert (ABD73)16 into ()8 Subtract 8 – 10 using 2's compliment Explain 3-8 decoder. Divide (50.1)₈ by (3)₈ $f(A, B, C, D) = \Sigma(0, 1, 2, 3, 6, 7, 9, 13) + \Sigma(11, 15)$ from universal gates. SECTION - B 10 20 10

locate the error position and find the co if even parity is used.
locate the error position and find the correct code,
(b) Seven bit hamming code is received as 1011001

- 7. (a) Construct D-flip flop using JK-flip flop. 6. (a) What is race round condition and how we can (b) Explain bidirectional shift register. remove it? 10 10 10
- (b) Explain 4 bit comparator. SECTION - D 10

8. (a) Design the circuit of half adder using ROM.

10

- 9. Write short notes on: (b) Explain TTL. 20 10
- (b) PAL and PLA

(a)

PLD's and CPLD's

24043-7150-(P-3)(Q-9)(17)

24043-7150-(P-3)(Q-9)(17) (2)

5

(a)

Design BCD to 7 segment decoder.

10

(3)