B. Tech. 3rd Semester (I.T.) Examination, December-2016

DIGITAL ELECTRONICS Paper-EE-204-F



Time allowed: 3 hours]



Note: The candidate will be required to attempt five questions in all at least one question from each unit. Question No. 1 is compulsory. Maximum marks: 100

	(8)	(f)	<u>@</u>	(d)	<u>©</u>	6	(a)
DAT 9	What is the difference between PLA and	Difference between latches and flip flop.	Define sequential circuits and latches.	(d) What is encoders and decoders?	State De Morgan's theorem.	Define duality property.	(a) What is meant by parity bit?
)	nd	2	2	4	2	-	—

and error correcting codes.

 Ξ

Explain hamming codes with example.

Define binary codes, cyclic codes, error detecting

E

What is the asynchronous sequential logic?

(2)

Unit-I

(a) than 0110. Design a simple logic circuit such that the output is 1 when the binary numbers A, B, C, D is greater

- 3 In a 4-input NAND gate, two inputs are to be used. inputs and which one is the best and why? What are the options available for the unused
- 0 law. What is prime implicants? and state distributive
- س (a) Perform the following operations on the given binary numbers a specified:
- 110.01 + 1.011
- Ξ Convert 11101.01 to decimal
- (iii) 11100.101-101.01 using 2's compliment.
- (iv) State whether the following statement is true or false:
- equivalents" and justify your answer. "All decimal fractions have exact binary

Solve the following expression by mapping:

3

 $F = \Sigma m (0, 2, 3, 6, 7, 8, 9, 10, 13).$

Write the steps involved in solving this Quine-McClusky method.

- 0 Perform the operation (12₁₀ -35₁₀) using 2's compliment method.
- (d) Obtain the minimal SOP expression for

expression using 2-input NAND gates only. 14, 15) + d (2, 4) using k-map. Realize the $Y(A, B, C, D) = \epsilon m (2, 3, 5, 7, 8, 9, 11, 12, 13,$

Unit-II

- (a) Construct a 4-input multiplexer using four 3-input showing the outputs for various select inputs. 8 the input, output and select lines and write a table AND gates, an OR gate and three inverters. Show
- 3 Design a combinational circuit that accepts a number. 3-bit number as input and generates an output binary number equal to square of the input

6

24043

(c) Implement a four variable function:

 $F(A, B, C, D) = \in (0, 1, 3, 4, 8, 9, 15).$

Using an 8 × 1 multiplexer.

(a) How will you obtain 8 to 1 mux from 4 to 1 mux's?

(b) Explain 4-bit magnitude comparator with diagram.

7

(c) Design a combinational circuit with three inputs and one output. The output is equal to logic-1 when the binary value of the input is less than 3. The output is logic-0 otherwise.

Unit-III

FF have? Explain. What is meant by edge triggering? Define set-up time and hold-time for a clocked FF.

(b) Design a mod-7 asynchronous up-counter using JK flipflops. Write the state diagram

24043

(0)

24043

and the timing diagram for the same. The counter counts during +ve edges of the clock.

(c) Write the counting sequence of a 4-bit down synchronous counter. Design the same by using –ve edge triggered J-K flip-flops.

(a) What is the twisted ring counter? Write a 4-bit twisted ring counter. Explain its operation giving the states.

(b) Implement a 4-bit serial-in serial-out shift register using D flipflops and raw the output waveform for an input 1010.

(c) A binary ripple counter is required to count up to (16383)₁₀. How many flip flops are required? If the clock frequency is 10.5 mhz, what is the frequency at the output of msb?

(d) What is race around condition in a J-K flip flop?

Explain how it occurs? Suggest a method to overcome the race around difficulty.

4

24043

Unit-IV

6)

- 8. (a) Obtain the ASM charts for the following state transitions:
- (i) If x = 0, control goes from state T₁ to state
 T₂: if x = 1, generate a conditional operation
 and go from T₁ to T₂.
- (ii) If x = 1, control goes from T1 to T2 and then to T3: If x = 0, control goes from T1 to T3.
- (iii) Start from stte; then: if xy = 00, go to T2; if xy = 01 go to T3; if xy = 10 go to T1; otherwise, go to T3.
- (b) What is race free state assignment?
- (c) Explain how the ASM chart differs from a conventional flow chart.
- (a) Design a digital system with three 4-bit registers,A, B and C, to perform the following operations:

9

(i) Transfer two binary numbers to A and B when a start signal is enabled.

24043

- (ii) If A < B, shift left the contents of A and transfer the result to register C.
- (iii) If A > B, shift right the contents of B and transfer the result to register C.
- (iv) If A = B, transfer the number to register C unchanged.
- Prove that the multiplication of two n-bit numbers gives a product of length less than or equal to 2n bits.

उ