

Code :

1000 : I_1

1001 : I_2

1002 : I_3 (Dec r_0); $r_0 = 2$

1003 : I_4 (JNZ 1001)

1004 : I_5

...

Execution :-

-t : 1000

PC: 1000 I_1 → CPU I_1 IR
PC: 1001

PC: 1001 I_2 → I_2 IR
PC: 1002

PC: 1002 I_3 → I_3 IR
PC: 1003

$r_0 = 1$ (NZ)

PC: 1003 I_4 → I_4 IR
PC: 1004

NZ cmp NZ (True)

PC: 1001 1001

PC: 1001 I_2 → I_2 IR
PC: 1002

PC: 1002 I_3 → I_3 IR
PC: 1003

$r_0 = 0$ (Z)

PC: 1003 I_4 → I_4 IR
PC: 1004

NZ cmp Z (false)

No change in PC

PC: 1004 I_5 → I_5 IR
PC: 1005

PC: 1005 I_6

* This instn is used to implement the conditional selection statements (if, switch) and various iterative statement (loop).

"Sub-programs" :-


Defⁿ:- subprogram is a Re-usable program, means repeatedly occurred functionality in the application developed as a subprogram only once, later refer it in the application many times.

characteristics :-

- * Single Entry-point - Single Exit Point.
- * Main Program is suspended during the execution of a sub-program.
- * Control will be transferred back to main program after the completion of a sub-program.

Implementation :-

This concept is implemented in the Hardware using the Pair-Instⁿ i.e.



* In this implementation a stack is used to store the return addresses.

* Return address is a Next Instⁿ address after the call Instⁿ.

* It will be varies depends on the calling position.

Prog.
— Li

1000 : I₁


1001 : I₂

1002 : I₃ (call 2000)

1003 : I₄

1004 : I₅

⋮



Execution :-

- t : 1000

↓

PC: 1000

PC: 1001

PC: 1002

Call 2000

Call 2000

IR
PC: 1003

entry

Push

PC 1003

PC: 1003
2000

1003
Stack

PC: 2000

PC: 2001

PC: 2002

PC: 2003

PC: 2004

Ret

Ret

IR
PC: 2005

Exit

Pop

PC: 2005
1003

PC: 1003 I₄
PC: 1004 I₅

Toc :-

Jmp 2000
 JNZ 2000
 Call 2000
 Ret
 Call NZ 2000
 Ret NZ


(Transfer of control)
 only PC
 is changed

Date

16/08/2015

Interrupt Cycle :-


- * Interrupt is a signal which is generated by the low speed component that is I/O.
- * Interrupt cycle is connected at the end of a execution cycle.



* Sequence diagram states that, CPU will be respond to a interrupt only after the completion of a current instruction execution.

* During the Program Execution, after the completion of a current instruction execution, CPU reads the status of interrupt pins. to detect the interrupt

Eg:



* When the CPU detect the interrupt, then it saves the PC value in a stack and transfers the control to IVT (Interrupt vector table).


* IVT is a part of the memory where the interrupt subprograms address is present

* Interrupt subprogram is referred with a vector address, and with a IRET (Interrupt ~~from~~ return) or RETI (Return from intr.) or RFE (Return from Exception)

* During the execution of a IRET ~~instr~~ instruction invokes the POP operation to restore the PC with a return address therefore after service the interrupt, control will be transferred back to user program.


* Note :-

objective of a interrupt cycle is interrupt subprogram initialization. In this process PC value saved into a stack. later vector address is loading into a PC.



Eg:- Prog { I₁ to I₁₀ }

:- Interrupt occurred during the execution of I₄.



* Note :- If the I₄ is a Halt instr then I₄ will be pushed to stack

* There are two approaches present to process the interrupts :

- i) Single interrupt processing approach
- ii) Nested interrupt processing approach.


* In the first approach, CPU disables the further interrupts during the execution of a current interrupt (one after another). (Non-Pre-emption)

* In the second approach, CPU services the interrupt based on the priority assignment. (Pre-emption).

Que:- Consider a Hypothetical processor which supports 4 interrupts $\{I_1, I_2, I_3, I_4\}$ with the respective service times of 20ns , 10ns , 5ns , 30ns . response time of a interrupt is 2ns . I_1 has the highest priority and I_4 has the least priority. what is the range of time required to service the I_4 interrupt when the interrupts may or may not occur simultaneously.

Solⁿ :- Total time = Response time (R.T) + Service time (S.T)
min. time required for I_4 (without simultaneous occurrence)

ie.



$$\Rightarrow 32 \text{ ns}$$

Max time required for 'I₄' { with simultaneous occurrence } ie. All are present at a time.

$$(I_1, I_2, I_3, I_4) \Rightarrow 118 \text{ ns}$$

```
graph TD; I1I2I3I4["(I1, I2, I3, I4)"] --> RT[R.T.]; I1I2I3I4 --> ST[S.T.]
```

Range of time req to service

$$I_4 = \{ 32 \text{ ns} - \text{to} 118 \text{ ns} \}$$

Que:-

Consider a Hypothetical CPU with a average CPI (cycle per instⁿ) of 6 cycles. used to execute the program code which contain 20 instructions. If an Interrupt is occurred during the execution of a I₈ instⁿ, After How many cycles CPU will be respond to a interrupt.

Soln:-

After execution of I₈ instⁿ, CPU will be respond to interrupt
therefore # of cycles = 8 × 6 cycles
after require to = 48 cycles.
service of instⁿ.

After 48 cycles, CPU will respond to interrupt.

Que:- Consider a 1ns clock cycle processor used to execute the following code: Program is stored in the mly with a starting address of $(AAA)_{16}$. word length of CPU is 16 bit. CPU interfaced with a byte addressable mly. mly reference consumes 4 cycles, ALU operation takes 2 cycles and Reg. Ref. consumes 0 cycles.

<u>Instn</u>	<u>meaning</u>	Size (in words)
1) Mov $r_0 @ 3000$	$r_0 \leftarrow m[3000]$	4
2) Mov $r_1 [4000]$	$r_1 \leftarrow m[4000]$	3
3) Add $r_0, @ 5000$	$r_0 \leftarrow r_0 + m[5000]$	4
4) Mul r_0, r_1	$r_0 \leftarrow r_0 * r_1$	2
5) Mov $3(r_1), r_0$		3
6) Add $@ r_2, r_3$		4
7) Mov $[2000], r_2$		2
8) Halt		1

a) If an interrupt is occurred during the execution of Halt instn what will be the return address pushed into stack.

b) How many cycles are required to access the operands in the Program Execution (Reg. Ref.)

c) what is the Program execution time.

2c

IF	ID	OP	PD	WB
		S ₁ S ₂		D
1. 1MR	3MR	2MR —	—	1RR
2. 1MR	2MR	1MR —	—	1RR
3. 1MR	2MR	2MR 1RR	1ALU	1RR
4. 1MR	1MR	1RR 1RR	1ALU	1RR
5. 1MR	2MR	1RR 1RR 1ALU 1MR	.	1RR 2ALU 1MR
6. 1MR	3MR	2MR 1RR 1RR 1MR		1RR 1MR
7. 1MR	1MR	1RR		1MR
8. 1MR				

[m] [t.]

Operand access :- $\frac{32MR}{128}$ $\frac{4ALU}{8} = 138 \text{ cycles}$

$\frac{25MR}{100 \text{ cycles}}$
 $\frac{102 \text{ cycles}}$

a) word size = 16 bit
= 2B

Byte addressable m/y :- cell size = 1B = 8bit


m/y storage :- I₁: AAA: - 4w = 8 cells

AAA: - AB1

I₂: 3w = 6 cells:

$AB_2 \rightarrow AB_7$
 $I_3 :- 4w \rightarrow 8 \text{ cells} :$
 $AB_8 \rightarrow ABF$
 $I_4 :- 2w \rightarrow 4 \text{ cells}$
 $AC_0 \rightarrow AC_3$
 $I_5 :- 3w \rightarrow 6 \text{ cells}$
 $AC_4 \rightarrow AC_9$
 $I_6 :- 4w \rightarrow 8 \text{ cells}$
 $ACA \rightarrow AD_1$
 $I_7 :- 2w \rightarrow 4 \text{ cells}$
 $AD_2 \rightarrow AD_5$
 $I_8 :- AD_6 \rightarrow AD_7$
 AD_8

valid PC




FC			EC		
IF	ID	OP		PD	WB
		S ₁	S ₂		D
1MR	3MR	2MR			1RR
1MR	2MR	1MR			1RR
1MR	3MR	1RR	2MR	1ALU	1RR
1MR	1MR	1RR	1RR	1ALU	1RR
1MR	2MR	1RR	—	—	1RR 1ALU 1MR
1MR	3MR	1RR 1MR	1RR	1ALU	1RR 1MR
1MR	1MR	1RR	—	—	1MR
1MR					

Operand Fetch + WB (Access) :- 9MR + 1ALU
= 36 + 2 = 38 cycles

Total time = 32MR + 4ALU
= 128 + 8 = 136 cycles.

Types of Interrupts :-



* "Hardware Interrupt" :-

* It is a signal, which is generated by the Hardware Component. In the Computer design, Hardware Components are interfaced to a CPU using internal interface and external interface so Hardware Interrupts may be an external interrupt or internal interrupt.

* External Interrupt is a signal which is generated by the External Hardware.


Eg: Power supply, Basic I/O keyboard, Printer, mouse etc.

* Internal Interrupt is a signal which is generated by an internal component of a CPU.

eg:- Temperature sensor, Timer, clock, critical sensor, invalid opcode, Divide by zero, Stack overflow.

* In the CPU design, Hardware Pins are reserved to hold the Hardware Interrupts.

Ex:- In 8085, { RST 4.5, RST 5.5, RST 6.5, RST 7.5, INTR } Interrupt Pins.



Software Interrupt :-

* It is an instruction used to execute the pre-defined I/O functions in the Processor area.

Ex:- system calls.

Maskable Interrupt :-

This interrupt is low priority interrupt so low priority hardware is connected to it.

Therefore CPU may or may not read the status of a maskable interrupts to service.


Non-maskable Interrupts :-

It is a High Priority interrupt, so High Priority hardware is connected to it therefore CPU compulsory read the status of this interrupt to service.

vectored interrupt :-

This interrupt contain vector, so vector address is calculated based on interrupt vector.

eg: In 8085; ~~RST 6.5~~



$$\begin{aligned}\text{vector Addr.} &= 4.5 \times \text{word size} = 4.5 \times 8 \text{ B} \\ &= (36)_{10} \\ &= (24)_H \\ &= (0024)_H\end{aligned}$$


Non - vectored Interrupt :-

This interrupt doesn't contain vector, so CPU enables the Acknowledgement signal and waits until the interrupt source supplies the vector address.

eg:- INTR pair with $\overline{INTA}$.

Level triggered Interrupt :-


It is enabled based on the levels of a clock pulse.



Edge Triggered Interrupt :-

It is enabled based on the rising edge or falling edge transition of a clock pulse.





RISC (vs) CISC :-

Characteristic of RISC :-

(Reduced instruction set computers)

- * It supports more Registers.
- * It supports less addressing modes.
- * It supports fixed length instructions.
- * It supports successful pipeline.
- * CPI (cycle per instⁿ) = 1
- * It is a Super-computer.
- * It is used in the Real-time Applications.
- * It is a High expensive processor.
- * It contain optimized smaller instruction set.
- * It uses Hard-wired control unit.
- * eg: Motorola Processor
Power PC Processor
ARM Processor.

Characteristics of CISC :-

(Complex Instruction Set Computer)

- * It supports less Registers.
- * It supports more Addressing modes.
- * It supports variable length instructions.
- * It supports unsuccessful pipeline.
- * $CPI \neq 1$.
- * It is a general purpose computer.
- * It is used in the personal applications.
- * It is a less expensive processor.
- * It contains complex instruction set.
- * It uses micro-programmed control unit.
- * eg: Pentium processor.

Register Organization in RISC CPU :-


RISC Processor supports more number of Registers, categorized into four groups:

- 1.) Global Register set (G)
- 2.) Local Register set (L)
- 3.) In Register set (C)
- 4.) Out Register set (C)

→ Common

* In the RISC CPU, Register window formed by grouping Local, In and out register set. Global Registers are also accessible by all the windows.

Register window :-




Window

$$\text{Window Size} = L + 2C + G$$

global Register

* In the RISC CPU, Register windows are organized in an overlapping order i.e. 1 window 'out' Register is used as a 'In' Register in the another window.



$$\text{Register file size} \propto \# \text{ of Register present in the CPU} = \omega(L + C) + G$$

$\omega = \#$ of windows in the CPU

$L = \#$ of Local Registers

$G = \#$ of global Registers

$C = \#$ IN / $\#$ out Register

Que:- In a certain Processor 40 windows are overlapped to manage the Registers. CPU contain 32 global Registers, 16 local Registers, 8 IN Registers and 8 out Registers. what is the size of the window and Register file in CPU.

$$\begin{aligned} \text{window size} &= \text{In} + \text{Local} + \text{out} + G \\ &= 8 + 16 + 8 = 32 + 32 \\ &= \underline{64} \end{aligned}$$

$$\begin{aligned} \text{file size} &= \omega(L + C) + G \\ &= 40(16 + 8) + 32 \\ &= 24 \times 40 + 32 \\ &= 960 + 32 \\ &= \underline{992} \end{aligned}$$

module 1 End