

## # "Transfer of control flow Addressing Modes" :-

:- These modes are concentrate on the location of the Next instruction in the memory.

\* when the program contain control structures then during the execution of a program, control will be transferred from one place to another place.

\* To implement the control structures in the Base Hardware, transfer of control inst<sup>n</sup> (JMP) is designed with following addressing mode, used to calculate the Next inst<sup>n</sup> Address:


- 1.) Relative / PC-Relative A.M.
- 2.) Based / Base-Reg. A.M.

Code :-

```

1000 : I1
1001 : I2
1002 : I3 (goto l1)
1003 : I4
      :
(l1) 2000 : B I1
      2001 : B I1
      :
  
```

Execution :-





:- Let us consider 8086 memory organization to analyze the above addressing mode :-

Before organization

↓  
2<sup>20</sup> cells


Physical Address

$\Rightarrow 2^4 \times 2^6 \times 2^{10}$   
 $= 2^{20} \text{ Bytes}$

Base offset  
address




①



$I_1: \text{Jmp } l_1$

②



$I_1: \text{call } l_1$

### # Relative Addressing Mode :-

- \* When the Target Instruction is present in the same segment then during the program execution control will be transferred within the segment. called as intra-segment transfer of control.
- \* PC - Relative Addressing Mode is used to implement the above operation. in this mode effective address is obtained by adding the relative value to a PC.
- \* Relative value means distance between the current location to Target location.
- \* It is a Signed Constant.



•  $EA = PC + \text{Addr. field value}$

↓                      ↓                      ↓

Next                  Current                  Relative value  
Inst<sup>n</sup>                  Location  
Address

⇓

$PC \leftarrow PC + \text{relative value.}$

## # Base Register A.M. :-

:- when the Target Inst<sup>n</sup> is present in a different segment then during the Program execution control will be transferred between the segment, called as Inter Segment T.O.C.

\* Base Register Addressing Mode is used to implement the above operation so,

•  $EA = [\text{Base}] + \text{Addr. field value}$

↓                      ↓                      ↓

Next                  [Reg.]                  Relative value  
Inst<sup>n</sup>                  ↓  
Addr.                  Target Segment  
                                Base Addr.

⇓

$PC \leftarrow [\text{Base Reg.}] + \text{relative value.}$

\*<sup>\*</sup> Note :- PC - relative and Base - Registers of both of the addressing modes are suitable for program re-location at run time.



\*\*\* Base-Register A.M. is best suit to write the Position-Independent codes.

8085 - not having segmented m/y  
 so Base-Register A.M. not possible  
 Position-Independent codes  $\Rightarrow$  (Sub programs).

Que:- Consider 8 byte long PC-relative jump Inst<sup>n</sup> stored in the word addressable m/y. with a word size of 16 bit. Starting addr. of a Inst<sup>n</sup> is  $(2345)_{10}$ . Address field of a Inst<sup>n</sup> contain signed constant i.e.  $(-12)$ . Base Register content is  $(4863)_{10}$ . Index Register content is  $(24)_{10}$ .


- what is the Branch addr.
- what is the Branch addr. If Inst<sup>n</sup> designed with base to Register addr. Mode.
- \* what is the Branch addr. If Inst<sup>n</sup> designed with base-indexed addr mode.

Inst<sup>n</sup> size = 8 byte  $\rightarrow$  4 cells  $\Rightarrow$  4w

word size = 16 bit = 2 Byte.

$$PC = 2345 - 12$$

$$= 2333$$






Word size = 16 bit

= 2 B

Instn size = 8 B


= 4 words

M/j storage



It is a 4 word instn

- { 3 MR required }



PC-relative A.M.

EA = PC + relative value

$$= 2349 + (-12)$$

$$= 2337$$


$$\text{PC: } \begin{array}{r} 2349 \\ -12 \\ \hline 2337 \end{array}$$

$$\begin{aligned} \textcircled{b} \quad \text{E.A.} &= [\text{Base Reg.}] + \text{relative value} \\ &= (4863) + (-12) \\ &= 4851 \end{aligned}$$

$$\begin{aligned} * \textcircled{c} \quad \text{EA} &= [\text{Base Reg.}] + [\text{Index Reg.}] + \text{Displacement} \\ &= 4863 + 248 + (-12) \\ &= 4875 \end{aligned}$$



Que:- Consider a Hypothetical Processor which supports inst<sup>n</sup> format with 8 bit opcode and 8 bit Address field, opcode is designed with a PC-relative jump operation. Inst<sup>n</sup> is stored in the m<sub>1</sub>y with a starting addr. of  $(789)_{10}$ . during the execution control will be transferred to  $(752)_{10}$  location what is the displacement in Hexadecimal?



Inst<sup>n</sup> size = 2w

PC: 791

|     |                |
|-----|----------------|
| 789 | I <sub>1</sub> |
| 790 | I <sub>1</sub> |
| 791 | Next           |

$$752 = 791 + \text{relative value}$$

$$752 - 791 = \text{rel. value}$$

$$-39 = \text{rel. value}$$

$$\begin{array}{r}
 (-39)_{10} \rightarrow 00010011 \\
 11011000 \\
 \hline
 11011001 \\
 \hline
 (29)_{16}
 \end{array}$$

$$\begin{array}{r}
 00111001 \\
 + 11001100 \\
 \hline
 11000101 \\
 \hline
 11000101 \\
 \hline
 (29)_{16}
 \end{array}$$





Date  
14/08/2017


Que:- Consider a Hypothetical processor which supports instruction format with 2 fields i.e. 8 bit opcode and 8 bit Address. Instruction is stored in the memory with a starting address of  $(912)_{10}$ . Processor supports 1 Register name as R0. It contains 222 value. Address field of instruction contains 200 value. ~~my~~ my content of 200 ~~contains~~ 100. Calculate the Effective Address when the Instr. is designed using:

- immediate addressing mode
- Register Addressing mode
- direct A.M.
- Indirect A.M.
- Register Indirect A.M.
- Indexed A.M. with R0 as Index Register
- Pre-auto increment addressing mode with R0 as a base Register and word length is 16 bit.
- PC-Relative A.M.
- Base Register A.M. with R0 as base Register







\*  
a) Immediate addressing mode



data EA ← 913 (data location)




b) Register A.M.



$$EA = [R_0] = 222$$

$$\Rightarrow EA = R_0$$


c) Direct A.M.



$$EA = [200] = 100$$


$$EA = 200$$

d) Indirect A.M.




$$EA = 100$$

e) Register Indirect A.M.



$$EA = 222$$

f) Indexed A.M.



Constant → 200


Index Reg. → [222]

$$EA = \text{Index Reg} + \text{Base Reg}$$


$$222 + 200 = 422$$




g) Pre auto inc d.m.



h) Relative d.m. :-



g) Base d. Reg d.m. :-





# # 'Instruction Set' :-

(Types of operation  
(or)  
Types of Instructions)

Every Processor supports three category of the Instructions name as :

## ① 'Data Transfer Instruction' :-

[ Mov, Load, store, Push  
Pop, In, out etc. ]

## ② 'Data manipulation Instructions' :-

### 2.1 Arithmetic Instructions :-

[ ADD, SUB, MUL, DIV,  
INC, DEC, etc. ]

### 2.2 Logical Instructions :-


[ AND, OR, XOR, ~~AND~~,  
CMP etc. ]

### 2.3 Shift & Rotate Instruction :-

\* Note :- During the execution of Increment Inst<sup>n</sup> Constant '1' is added to a register or memory content. when the Register satisfies the maximum limit then all 1's are rollback to 0 without change the carry flag.




Instn:



$$r_0 \leftarrow r_0 + 1$$

eg:




$$r_0: \text{FFH}$$

|                            |    |
|----------------------------|----|
| ⊗ 1111 1111                |    |
| r <sub>0</sub> : 1111 1111 | +1 |
| r <sub>0</sub> : 0000 0000 |    |


\* During the Execution of decrement instruction Constant '1' is subtracted from the Register (or) memory content. when it satisfies the minimum limit then all '0's are rolled-back to 1's without change the carry flag.

Instn:



$$r_0 \leftarrow r_0 - 1$$

eg:



$$r_0: 00H$$

|                            |    |
|----------------------------|----|
| ⊗ 2222 2222                |    |
| r <sub>0</sub> : 0000 0000 | -1 |

|                            |
|----------------------------|
| r <sub>0</sub> : 1111 1111 |
|----------------------------|

Borrow: Base

Extra  
note:

In subtraction :- carry discarded

In addition :- carry counting

} difference in  
sub & add



CMP :- This Inst<sup>n</sup> is used to Compare the 2<sup>nd</sup> operand with 1<sup>st</sup> operand.

\* It invokes subtraction operation during the execution. ~~This~~

\* This instruction execution status is maintained in the zero and carry flag of a flag Register.

Eg:

|     |                |                |
|-----|----------------|----------------|
| Cmp | r <sub>0</sub> | r <sub>1</sub> |
|-----|----------------|----------------|

 ; r<sub>0</sub>: 80H  
r<sub>1</sub>: 80H

Sub

(r<sub>0</sub> - r<sub>1</sub>)

r<sub>0</sub>: 1000 0000  
r<sub>1</sub>: 1000 0000  
-----  
0000 0000

Cy = 0, Z = 1

{ operand 2 = operand 1 }

-eg:-

|     |                |                |
|-----|----------------|----------------|
| Cmp | r <sub>0</sub> | r <sub>1</sub> |
|-----|----------------|----------------|

 r<sub>0</sub> = 80H  
r<sub>1</sub> = 40H

Sub


(r<sub>0</sub> - r<sub>1</sub>)

r<sub>0</sub>: 1000 0000  
r<sub>1</sub>: 0100 0000  
-----  
0100 0000

Cy = 0  
Z = 0  
{ operand 2 < operand 1 }



eg:



$r_0 = 40H$   
 $r_1 = 80H$

sub  
 $r_0 - r_1$

$r_0: 0100\ 0000$   
 $r_1: 1000\ 0000$   


---


 $1100\ 0000$

$cy = 1\ \&Z = 0$

{ operand 2 > operand 1 }


## # Shift :-

\* while execution of this instruction, data bits are moving to left or Right direction. in a bit wise sequence with loss of data.




\* In the Logical Shift operation data bits are moving to left or Right direction bit by bit including sign bit.

LSL :-






LSR :-



Eg :-




$r_0: 1111\ 1100\ 0000$

$r_0: \underbrace{11100000}_E \underbrace{0000}_O \quad \overline{EO}$

\* In a arithmetic shift operation data bits are moving to left or Right direction except the sign bit.


ASL :-



Implementation wise  
 $\{ ASL = LSL \}$

ASR :-

~~ASL~~ :-



(MSB will not lost.)

(this (ASR) is in } not padding zero.  
 Practice }



eg:

ASR | r0 | #3

↓ r0: C8H

r0: 1100 1000


Replication of MSB  
↓

r0: 1111 1001  
F 9


\*\* Rotate :-

\* while execution of this inst<sup>n</sup>, Data bits are moving to left or Right direction bit by bit without Data loss.


Rotate of n




ROL :-



ROR :-



RCL :-





If 6 time op<sup>n</sup>:- Carry

1<sup>st</sup> time : set


2<sup>nd</sup> time : Reset

3<sup>rd</sup> time : reset


4<sup>th</sup> time : set

5<sup>th</sup> time : Reset

6<sup>th</sup> time : Set





RCR :-





Eg:-

Initial :




Carry flag

1<sup>st</sup> time:




Set

2<sup>nd</sup> time:




Reset

3<sup>rd</sup> time:




Reset

4<sup>th</sup> time:



Set

Apply one more RCR to get the initial data





### ③ Transfer of control Inst<sup>n</sup> :-

③.1 unconditional JOC

③.2 Conditional JOC

#### # "unconditional JOC" :-

\* while Execution of this Instruction, Control will be transferred to target location without checking the condition.

Ex:- Jmp 2000

Program :-

Inst<sup>n</sup>: Jmp 2000 ; memory

Jmp 2000 ; CPU

PC: seg Addr.

f.c.

Jmp 2000 ; Inst<sup>n</sup> format

uncond  
JOC

Target  
loc<sup>n</sup> (Addr)

Ec

Direct  
A.M.

PC: ~~seg Addr~~  
2000


\* This Inst<sup>n</sup> is used to implement the uncond. selection statement (goto) and various machine control instructions (Halt).



## HALT:-

- \* It is the machine control instruction.
- \* It invokes the unconditional jump during its execution
- \* Target address of the jump is starting address of a Halt instruction
- \* During the execution of the HALT, CPU enters into a infinite loop, so user point of view
- Program execution is suspended. (Stopped)

Halt:-



HALT:

li: jmp li

Program:-

1000 : I<sub>1</sub>  
1001 : I<sub>2</sub>  
1002 : I<sub>3</sub> (Halt)  
1003 : I<sub>4</sub>  
: :  
: :

Execution :-

-t : 1000

PC : 1000  $\xrightarrow{m/d}$   $\boxed{I_1}$   $\rightarrow$  CPU IR  $\boxed{I_1}$  PC: 1001

PC : 1001  $\xrightarrow{m/d}$   $\boxed{I_2}$   $\rightarrow$  CPU IR  $\boxed{I_2}$  PC: 1002

PC : 1002  $\xrightarrow{m/d}$   $\boxed{I_3}$   $\rightarrow$  CPU IR  $\boxed{I_3}$  PC: 1003

$\downarrow$   
**Halt**

$\downarrow$   
 $\boxed{\text{jmp } 1002}$

$\downarrow$   
uncond Toc

$\downarrow$   
PC : ~~1003~~ 1002

PC: 1002  $\boxed{I_3}$   $\rightarrow$   $\boxed{I_3}$  IR PC: 1003

$\downarrow$   
PC: ~~1003~~ 1002

PC: 1002  $\boxed{I_3}$   $\rightarrow$   $\boxed{I_3}$  IR PC: 1003

$\downarrow$   
PC: ~~1003~~ 1002

O/p sequence :-

I<sub>1</sub> - I<sub>2</sub> - I<sub>3</sub> - I<sub>2</sub> - I<sub>3</sub> -

I<sub>3</sub> - I<sub>3</sub> -



⇒ "Conditional JOC" :-

\* while Execution of this instruction, associated condition is evaluated based on the status of a previous instruction.

\* When the condition is true, then control will be transferred to target location, otherwise sequential instruction in the memory will be executed.

Eg:- JNZ 2000

Program :-

