


② Implied or Implicit Addressing Mode :-

:- In this Mode ; data Information is present in the opcode itself.



eg: STC ; Set carry
↓
Cy = 1

eg: CLC ; clear memory carry
↓
Cy = 0


eg: ADD ; on stack CPU
↓
POP
POP
+
PUSH

* Note :- All the zero address instructions are designed with a implied addressing mode.

③ Immediate Addressing Mode :-

:- This mode is used to 'access the constants'. in this mode data is present in address field of a Instⁿ.

Instⁿ
Design :



* Limitation is Range of constants are always restricted by the size of a Address field.


eg: n -bit Address field supports:

$\{0 - (2^n - 1)\}$ range of unsigned constant
(or)


$\{-(2^{n-1}) \text{ to } +(2^{n-1} - 1)\}$ range of signed constant.

* Immediate Addressing mode is never used as a Destination. Addressing mode because Constant doesn't have the storage capability.

eg:



eg:




**

Ques: Consider a Hypothetical processor interfaced with a 5 cells of byte addressable m/m which supports 1 word Long Instⁿ. Instⁿ

designed with 3 register address field and immediate field. Instruction contain 14 bit opcode and CPU supports 128, 1 word long registers. what is the largest unsigned constant possible in the instn: ?

word size = ~~40~~ bit = instn size

← 40 bit →



Range: - { 0 - 31 }

$$\begin{aligned} \text{max unsigned constant} &= \{ 0 - (2^n - 1) \} \\ &= 2^5 - 1 = \underline{31} \text{ Ans} \end{aligned}$$

$$\# \text{ Constant possible} = 2^5 = 32$$

$$\text{smallest unsigned} = 0$$

$$\text{smallest signed} = -(2^{n-1}) = -16$$


$$\text{largest signed} = +(2^{n-1} - 1) = +15$$

④ Direct or Absolute addressing mode :-

:- This mode is used to access the Static variables.

★ In this mode Data is present in the memory, corresponding memory Address will be maintained in the address field of a instruction as a effective Address.

Instr Design :-




• $EA = \text{address field value}$
 $\downarrow$
 memory addr

• $\text{Data} = [EA]$
 $= [\text{Memory address}]$

Action:-

LMR $\rightarrow$ To access the Data



* If Instrⁿ size is not given, by default 1 word.

IC

FC	EC				
IF	ID	OF		PD	WB
		S ₁	S ₂		∅
1MR	2MR	1MR	1RR	1ALU	1MR

FC = 1MR

EC: 4MR

IC: 5MR

Analysis :-

Code :

int a, b;

a = 10;

b = 20;

⑤ Indirect Addressing Mode :-

:- This mode is used to 'implement the pointer concept' in the base hardware

* In this mode, address field of a instruction contain the address of a effective address.

So:

• EA = [Addr. field Name]

• Data = [EA]

$$= \left[\left[\text{Addr. field value} \right] \right]$$

Actions:-

1st Ref. → To get the 'EA'

2nd Ref. → To access the 'Data'


* Based on the availability of an effective address, indirect mode is of two types:

- ① Register Indirect A.M.
- ② Memory Indirect A.M. (By default)


① Register Indirect A.M. :-

:- In this mode, the address of an effective address is in the register. Corresponding register name is maintained in the address field of an instruction.

Instn Design:



eg: 6 word Instⁿ




IC :

FC		EC			
IF	ID	OF		PD	WB
		S ₁	S ₂		O
1MR	5MR	1RR 1MR	1MR	1ALU	1RR 1MR

② Memory Indirect Addressing mode :-

:- In this mode, effective address is in the m/y, the corresponding m/y address is maintained in the address field of a instruction.

Instn Design:



Actions:-

• $EA = [\text{Addr. field Name}]$

↓
m/y address


• $Data = [EA]$
 $= [[m/y \text{ address}]]$

Actions:-

1MR: → To get the EA

1MR: → To get (access) the Data.

eg: 5 word instn



IC:

FC		EC		
IF	ID	OF	PD	WB
		S		D
1MR	4MR	1RR 1MR	—	2MR

1RR
⇒ 8MR

Date
13/08/2017

Indexed Addressing mode


Base Indexed Addressing mode :-

:- This mode is used to access the 'Random Array Elements' from the memory.

In this style of accessing, two parameters are required:

- 1) Base address
- 2) Index value.

Instⁿ Design



* In this mode effective address is obtained by adding the constant to the content of the Index Register.

$$\bullet EA = \text{Addr. field value} + [R_i]$$

$$\bullet \text{Data} = [EA]$$

$$= [\text{Addr. field value} + [R_i]]$$


Actions:

1 RR $\rightarrow$ To get the 'Index'.


1 Arithmetic $\rightarrow$ To calculate the 'E.A.'

1 MR $\rightarrow$ To Access the 'Data.'

Instⁿ Design :



eg:



IC:-

FC	EC				
IF	ID	OF		PD	WB
		S ₁	S ₂		D
1MR	—	1RR	1RR 1ALU 1MR	1ALU	1RR

By default
Instⁿ size
= 1 word.

* Note :- Some of the Processors supports both base and Index Registers.


Ex: 8086 micro-processor supports 'Bx' register as a Base Register.

Bx Reg → Base Register
SI/DI Reg → Index Register.

* In this Environment Base Register is used to hold the Base Address and Index Register is used to hold the Index value.


* In the Instruction design, base & Index Register Names are referred in the address field of a instruction.

eg. 8086 up:-



$$AX \leftarrow M[BX] + [SI]$$

Instⁿ ;
design



Indirect Indexed Addressing Mode :-

:- In this mode Effective Address is present in the memory, the corresponding memory Address is calculated by adding the index value to base address. So,

$$EA = [\text{Addr. field value} + [Ri]]$$

$$\bullet \text{ Data} = [EA]$$

$$= [[\text{Addr. field value} + [Ri]]]$$

Actions :-


1RR $\rightarrow$ To get the Index

1ALU $\rightarrow$ To calculate the address of E.A.

1MR $\rightarrow$ To get the 'EA'

1MR $\rightarrow$ To access the Data.

Instⁿ Design



* This mode takes more cycles, to access the Data, therefore this mode is not in the practice

Auto Indexed Addressing mode :-

:- This mode is used to access the 'Linear Array elements' from the memory.

* In this style of accessing only one parameter is required. i.e. 'Base Address'.

Base Address

↓
Starting / Ending
Address of an array

↓
Present in the
Base Register (R_b)

* In this mode Effective Address is obtained either by incrementing or decrementing the base Register content with a 'Step size.'

* Step-size is a fixed constant depends on the word-length of a CPU.

$$\bullet EA = [R_b] (+/-) \text{ Step Size}$$

$$\bullet Data = [EA] \\ = [[R_b] (+/-) \text{ Step Size}]$$



Actions:

IRR → To get the Base addr.

LALU → To calculate the 'EA'

IMR → To access the Data

Instn Size :-




:- where 'r₁' is a Base Register

* Que:- Consider a Hypothetical CPU, which supports the 16 bit main memory address space. Instⁿ is designed with 2 m/y operands. operand 1 uses Direct Addressing mode and operand 2 uses Indexed Addressing mode. Addressing mode Information is implemented in the opcode itself. CPU Instⁿ set size is 400. Register Bank size is 32 including index register. How many bits are required to encode the instruction.


$$\text{Instⁿ set size} = 400 = \underline{9 \text{ bits}}$$

$$2 \text{ m/y operand} = 16 \text{ bit} + 16 \text{ bit}$$



Que:- Consider 4 byte long Instⁿ running on a 8 bit Hypothetical CPU. Instⁿ contains 1 word opcode which tells the type of operation as a data Transfer and source addressing mode is a Direct and Destination A.M is a Indexed.

How many # of mly references are required to complete the instn.



Ques: How many # of mly references are required to complete the instn.

Ans: A Hypothetical processor uses different operand accepting modes i.e. Register, Direct and Indirect. In the Program 70 instn refers the data using direct mode, 40 instn refers the data using indirect mode. 50 instn refers the data using Register. mly reference consumes 4 cycles and Register Reference consumes 0 cycles. How many cycles are required to access the operand during the program execution.

LMR = 4 cycles

70 - direct → 70 MR → 280 Cycle

40 - Indirect → 40 MR → 320 cycles

50 - Register → 0 MR → 0 cycles

LRR cycles

**** Ques:-** A Hypothetical processor which is operating with a 500 MHz clock frequency uses the different operand accessing modes:

Operand Access mode	frequency (%)	
Reg	30	→ RR
Direct	22	→ 1MR = 22MR
Indirect	17	→ 2MR = 34MR
Reg. Indirect	11	→ 1RR = 11MR
Indexed	20	→ 1RR = 20MR + 20ALU 1MR = 20ALU

Assume that 4 cycles consumed for mry reference, 2 cycles consumed for ALU opⁿ and 0 cycle consumed for Register Reference. What is the Avg operand fetch Rate of the processor in million words per seconds.

$$f = \frac{1}{T} \downarrow \text{Cycles/Sec} \Rightarrow T = \frac{1}{f} = \frac{1}{500 \times 10^6}$$

=

$f = \text{cycles/sec}$

$$\begin{aligned} \text{Cycles} &= \frac{22 \times 4 + 34 \times 4 + 11 \times 4 + 20 \times 4 + 20 \times 2}{100} \\ &= \frac{88 + 136 + 44 + 80 + 40}{100} \end{aligned}$$

$$\text{percentage} \rightarrow \frac{388}{100} = 3.88 \text{ cycles}$$

$$= 3.88 \times 500 \times 10^6 \text{ Million} = 1940 \text{ million words/sec}$$

$$\text{Avg} = \frac{\text{Sum}}{\text{Count}}$$

$$\text{Count} = 100\%$$

$$\therefore \text{Avg} = \frac{\text{Sum}}{\text{Count}}$$

$$\text{Avg of time} = \left[(0.3) * 0 + (0.22 * 4) + (0.17 * 8) + (0.11 * 4) + (0.2 * 6) \right]$$

$$= 3.08 \text{ cycles}$$

$$\text{Cycles time} \propto \frac{1}{\text{Clock freq}}$$

$$\text{cycle time} = \frac{1}{500 \text{ MHz}}$$

$$= 2 \text{ ns}$$

$$\text{Avg. of time} = (3.08 * 2 \text{ ns})$$

$$= 7.76 \text{ ns}$$

$$1 \text{ operand} \quad \text{---} \quad 7.76 \text{ ns}$$

$$\# \text{ operands (words)} \quad \text{---} \quad 1 \text{ sec}$$

$$\Rightarrow \frac{1 \text{ operand}}{7.76 \text{ ns}}$$

$$\Rightarrow \frac{1}{7.76 \times 10^{-9}} \text{ words / sec.}$$

$$\Rightarrow \frac{1}{7.76} * 10^9 \text{ words/sec}$$

$$= 128.8 \text{ million words / sec.}$$