


⑥ Fixed Length Instⁿ supported CPU Design :-

* Opcode size = 8 bit


* Address size = 8 bit

① 1-Address Instⁿ Design :-



8 bit 8 bit = 16 bit

② 0-Address Instⁿ Design :-




16 bit = 16 bit

Expand opcode
Technique

Que: In a Hypothetical CPU, Instⁿ set size is 24. Instⁿ is designed with a 2 Register operands and 1 M/y operand. CPU supports 32 Registers and 2^{28} B main-memory space. How many bits are required to encode the instruction (Instruction size).


Solⁿ: $\{ \# \text{ of instⁿ in CPU } \}$
 $= \text{Instⁿ set} = 24$
 $\# \text{ of Register} = 32$
 $\text{M/y size} = 2^{28} \text{ B}$

Instⁿ design :




Que:- Consider a 16 bit Hypothetical processor which supports 2 word instructions with 1 Register operand, 1 m/y operand and 16 bit immediate constant. Processor supports 20 Registers and 8 KB m/y. How many Number of instⁿ are possible in the CPU?

Solⁿ:



* Que:- Consider a Hypothetical CPU which supports Instruction design with 8 bit opcode, 3 Register Address fields and 21 bit immediate constant. In the CPU Register file size is 16. Program contain 100 instⁿ. How much m/y space is required to store Program in Bytes.



$$= \frac{5.1 \times 10^3}{8} \times 100 = 637500 \text{ Bytes}$$

In CPU,

$$\text{Inst}^n \text{ size} = \frac{41}{8} = 5.1 \approx 6 \text{ Bytes}$$

→ 1 bit cell not available

So for

$$100 \text{ inst}^n = 6 \times 100 = 600 \text{ B} \text{ Ans.}$$

1 Byte cell available
so 6 cells

Que:-


Consider A Hypothetical CPU supports the
instⁿ format with 2 fields that is
opcode and address field refer as a

1 Address instruction. CPU supports 8 bit


instⁿ with a instruction set size of 16.

How much main memory possible in the
CPU = ? when the instⁿ is designed as

m/y reference instⁿ




Que:- A Hypothetical Processor supports 8 bit instⁿ
and also ~~8 bit~~ support 5 bit Address if there exist 6 one
Address instⁿ then How many 0 Address
instⁿ are formulated.



- Ques ① Identify the High order Instⁿ format in the CPU
- ② Identify the total # operation (Instⁿ) possible.
- ③ Identify the # of free opcodes after allocate the existed Instⁿ.
- ④ calculate the derived opcodes by multiply the free opcodes with a decoded form of Address field.

:-

1)



2)

$$\# \text{ of op}^n (n) = 2^{\text{opcode}} = 2^3 = 8 \text{ opcode}$$


1 Address	000	Add
	001	"
	010	"
	011	"
	100	"
	101	"
	110	"
free	111	↓

3)

$$\begin{aligned} \# \text{ of free opcodes} &= N - \# \text{ of existed inst}^n \\ &= \frac{8 - 6}{1} \\ &= 2 \end{aligned}$$

4)

of zero Address Instⁿ possible.



$$\begin{aligned} &\left. \begin{array}{l} 11000000 \\ 11000001 \\ \vdots \\ 11011111 \end{array} \right\} 32 \\ &\left. \begin{array}{l} 11100000 \\ \vdots \\ 11111111 \end{array} \right\} 32 \\ &= 64 \end{aligned}$$

∴ # free address size = 2 * 32 = 64


$$\Rightarrow \boxed{\# \text{ free opcodes} * 2^{\text{address size}}}$$

Size of
Instⁿ set :-

$$\begin{array}{rcl} 6 & - & 1 \text{ bit inst}^n \\ 64 & - & 0 \text{ bit inst}^n \\ \hline 70 & \text{inst}^n & \end{array}$$

Que:- Consider a hypothetical Processor which support 1-word instructions. CPU interfaced with 3 cells of a m/y space, which contain the 20 bit Address space. If there exist 8 1-address instⁿ then How many 0-address instⁿ formulated.

$$\text{word size} = 24 \text{ bit} = 3B \leftarrow \text{inst}^n \text{ size}$$



of 1-address
instⁿ = 8

$$2^4 = 16 \text{ op}^n$$

$$\therefore \text{free opcode} = 16 - 8 = 8$$

of


0-address
formulation

$$\rightarrow \underset{\substack{\uparrow \\ \text{free} \\ \text{opcode}}}{8} * \underset{\substack{\uparrow \\ \text{Address}}}{2^{20}} = 256$$

$$\textcircled{2^{23}}$$

* Que:- In a Hypothetical CPU, Instⁿ format contain 2 fields that is 6 bit opcode and 6 bit address field. In the opcode field 4 opcodes are reserved for special instⁿ. When these opcode patterns are present in the Instⁿ then Decode the special instⁿ by merging the address field to a opcode field. How many number of special instⁿ are present in the CPU and also report the size of a instⁿ set.


Solⁿ:-



Que:- Consider a Hypothetical CPU which supports both 1-address and 0-address instⁿ.
Instⁿ size is 2w long, with a word length of 12 bit. Processor supports 256 KB m/y.
9) what is the range of 1-address and 0-address instⁿ possible.

Solⁿ:-

$$\text{Instⁿ size} = 2w = 2 \times 12 = 24 \text{ bit}$$



1-address :- ~~$1 \times 2^{18} \times 2^6 = 64 \text{ instⁿ}$~~

0-address :- ~~$2^6 \times 2^{18} = 2^{24}$~~

opⁿ (Instⁿ) = $2^6 = 64$

show the opcodes :-

	1-Address		0-address
1)	1	—	63
2)	63	—	1

Range of a 1-Address instⁿ :

opcode	Add.
6 bit	18 bit

Range of a 0-Address instⁿ : { 1 - 63 }

$\left\{ (1 \times 2^{18}) \text{ to } (63 \times 2^{18}) \right\}$

"General Register CPU" :-

Date
11/08/2017


Based on the Number of Registers present on the CPU, Architecture is divided into two types :-


- i) Register - memory Reference Architecture (CPU with less # Register)
- ii) Register - Register Reference Architecture (CPU with more # Register)

Register - memory Reference CPU :-


* In this organization, 1st operand is always required in the Register and the 2nd operand is present either in the Register or in the memory. After the data processing 'Result is placed into a source 1 location'

* Instⁿ Design :-





Program :-



eg:- $(A * B) + C$

variables are in the memory.

I₁: MOV r₀, A;

$r_0 \leftarrow m[A]$

I₂: MUL r₀, B;

$r_0 \leftarrow r_0 * m[B]$

I₃: ADD r₀, C;

$r_0 \leftarrow r_0 + m[C]$

Ques

$x = (A + B) * (C + D)$

variables are in the mpy.

I₁: MOV r₀, A;

$r_0 \leftarrow m[A]$

I₂: ADD r₀, B;

$r_0 \leftarrow r_0 + m[A]$

I₃: MOV r₁, C;

$r_1 \leftarrow m[C]$

I₄: ADD r₁, D;

$r_1 \leftarrow r_1 + m[D]$

I₅: MUL r₀, r₁;

$r_0 \leftarrow r_0 * r_1$


I₆: MOV x, r₀;

$x \leftarrow r_0$

Ques: Consider a Hypothetical processor which supports 2 word instruction. word length of a CPU is 8 bit. Instn is placed in a 128 word memory. If there exist 2, 2-Address instn, 200, 1-Address instructions then how many 0-address instructions are formulated?

$$\text{Instruction size} = 2 \text{ word} = 16 \text{ bit}$$


$$\text{M/y size} = 2^7 \text{ word}$$



- 2 address

$$4 - 2 = 2$$

$$2 * 2^{14}$$



- 1-address

$$2^9 = 512$$

$$- 200$$


$$312 \Rightarrow 312 * 2^7$$

$$2^{15} + 312 * 2^7$$

$$2^7 (256 + 312)$$

$$568 * 2^7$$

Solⁿ :




$$\hookrightarrow \# \text{ op}^n = 2^2 = 4$$

$\Rightarrow$ # free opcodes

after allocate = $\frac{4-2}{2}$
the 2 addr Instⁿ

of 1-Addr Instⁿ possible = $2 * 2^7$
= 256




of free opcodes

after allocating = $256 - 200$
1-Address = 56

zero address

Instⁿ possible = $56 * 2^7$



Instⁿ set :-


2-Address Instⁿ : 2

1-Address Instⁿ : 200

0-Address Instⁿ : $56 * 2^7$

total : $2 + 200 + 56 * 2^7$

Ques:- Consider a Hypothetical CPU which support 3 Byte instruction with 3 fields of information i.e. opcode, ~~Addr~~ Register operand & m/y operand. A System supports 60 ~~to~~ Processor registers, and 16 KB m/y if there exist 2, 2-Address instⁿ then How many 1-Address m/y operand instⁿ are formulated:




$$60 < 2^6 \uparrow \text{Reg bits}$$

$$\Rightarrow 2^4 = 16 \text{ op}^n$$


$$\# \text{ free op}^n \Rightarrow 16 - 2 = 14$$

1-Address m/y operand - Instⁿ



$$\Rightarrow 14 * 2^6 \leftarrow \begin{matrix} \text{Register operand} \\ \text{address bits} \end{matrix}$$

(or)




6-bit register operand

4 bit op code

$$\# \text{ free op code} = 14$$


$$\Rightarrow 2^6 \times 14$$

Ques:- Consider a Hypothetical CPU which supports 10 bit instruction with 4 bit Address. If there exist 2, 2-Address instⁿ and x, 1-Address instⁿ then what is the value of x when the system supports 16, 0-Address instructions.



free opcode

$$= \frac{(1) \times 2^{16}}{\uparrow \text{free opcode}} = 16$$



free opcode = $4 - 2 = 2$

1-address Instⁿ = $2 \times 2^4 = \frac{32 - 1}{\uparrow \text{free opcode}} = (31)$

or

$$(2^5 - x) 2^4 = 16$$

$$\Delta \circ \boxed{x = 31}$$

$$\boxed{x = 31}$$

* Que:- Consider a Hypothetical Processor which supports instruction format with 1 Register operand and 2-m/y operand. System contains 32 registers and supports 256 kB memory.


Processor word size is 32 bit and supports 1-word long instructions:

- a) If there exist x -2-address instⁿ then how many 1-Address m/y reference instⁿ are formulated.
- b) If there exist x -2-address instⁿ and y , 1-Address register reference instⁿ then how many 0-address instⁿ are formulated.

Solⁿ:

Instⁿ = 32 bit, m/y = 18 bit

Reg^l




of 2-address free opcodes
↓ given

a) 2-Address instⁿ = $2^9 = 512$ ~~free opcodes~~

then

1 address instⁿ




$$\Rightarrow (2^9 - x) * 2^5$$

~~$$((2^9 - x) * 2^{18} - y)$$~~

b)

$$(2^9 - x * 2^{18} - y) * 2^5$$

of code



$$\Rightarrow (2^9 - x * 2^{18} - y)$$

(b) # opⁿ = 2⁹

* # free opcodes = (2⁹ - x)

* # 1-Address reg Reference

Instⁿ possible

opcode	Reg.
27 bit	5 bit

(2⁹ - x * 2¹⁸)

of free opcodes = [2⁹ - x * 2¹⁸] - y


of zero Instⁿ possible = ([2⁹ - x * 2¹⁸] - y) * 2⁵

opcode
32 bit


GYANPHOTOSTATE MOB 8880388888


"Register-Register Reference CPU" :-

- * In this organization ALU operations are performed only on a Register data.
- * In this organization both of the operands are always required in the Register.
- * After the Data Processing, Result is also placed in the Register.
- * Instruction Design :-



- * In this organization, 'LOAD'; and 'STORE' instⁿ are used to transfer the data between memory and Register respectively. these are designed as a '2-Address instⁿ'.





eg:- $(A * B) + C$

variables are in memory

I₁: Load r₀, A ; $r_0 \leftarrow m[A]$

I₂: Load r₁, B ; $r_1 \leftarrow m[B]$

I₃: MUL r₂, r₀, r₁ ; $r_2 \leftarrow r_0 * r_1$

I₄: Load r₃, C ; $r_3 \leftarrow m[C]$

I₅: Add r₄, r₂, r₃ ; $r_4 \leftarrow r_2 + r_3$

How many minimum Registers required :-


I₁: Load r₀, A ;

I₂: Load r₁, B ;

I₃: MUL r₀, r₀, r₁ ;

I₄: Load r₁, C ;

I₅: Add r₀, r₀, r₁ ;



Que:-

$$X = (A + B) * (C + D)$$

variables are in memory.

How many min Registers required and also

How many # machine cycle required to evaluate the statement.

I₁: Load r₀, A

I₂: Load r₁, B

I₃: ADD r₀, r₀, r₁;

I₄: Load r₁, C


I₅: Load r₂, D

I₆: ADD r₁, r₁, r₂;

~~I₇: Store X, r₁;~~

I₇: MUL r₀, r₀, r₁;

I₈: Store A, r₀;




Que:- Consider a Hypothetical Processor which supports instruction format with 8 bit opcode,

2 Register operands and 1 m/y operand.


Register file size is 256. m/y Bank size is 64KB, If there exist 128 3-address instⁿ then How many 2-address instⁿ are formulated which refers both register and m/y operand.

3 address Instⁿ :-



$$2^8 = 256 - 128 = 128 \text{ free opcode}$$


2 address Instⁿ



$$\rightarrow \frac{128 \times 2^8}{2^{15}} = 2^{15} \text{ 2 address inst}^n$$

with Reg & m/y reference

4- Address Instⁿ format :-



* PC is a compulsory register in the CPU design, used to hold the address of a Next instruction during the execution of a current instruction therefore this instruction format is not in the use.