


**
 Ques Consider a 64 bit hypothetical Processor which supports 256 MB m/y processor is enhanced with a word addressible m/y unit. How many Number of address pins are saved in the ^{New} CPU to address the m/y unit.

$$256 \text{ MB} = 2^8 \times 2^{20} \times \frac{8 \text{ B}}{8} = \underline{2^{25} \text{ cells}}$$

$$2^{28} / 2^{25} = \underline{2^3} \Rightarrow \underline{3 \text{ pins}}$$


System old

256 MB m/y



Word Addressible m/y

cell size = word size
= 64 bit




$$\# \text{ bits save} = (28 - 25) = \underline{3}$$

Ques:- A Hypothetical m/y chip IC contain 2^8 Address Pins and 64 data Pins what is the capacity of m/y in Bytes.

$$2^8 \times \frac{64}{8} \Rightarrow \underline{2^{11} \text{ B}}$$

$$\begin{aligned}
 \text{mly size} &= 2^{28} \text{ cells} \\
 &= 2^{28} \times 64 \text{ bits} \\
 &= 2^{28} \times 8 \text{ Bytes} \\
 &= 2^{31} \text{ Bytes} \\
 &= \underline{2 \text{ GB}}
 \end{aligned}$$




Consider a 32 bit Hypothetical Processor interfaced with a Byte Addressible mly unit. CPU accessing the data word from the mly with a starting address of $(23C4)_{16}$ onwards. mly contents as follows:

23C2	88
23C3	99
23C4	AA
23C5	BB
23C6	CC
23C7	DD
23C8	EE
23C9	FF

- How many mly cells will be interfaced
- what is the data word when the computer is designed with little-endian
- what is the data word when the computer is designed with Big-Endian.


a) 4 cells on 32 bit processor

b) Little-Endian :



c) Big-Endian :

Ans: DD CC BB AA



Ans: AA BB CC DD

Que:- A 64 bit Hypothetical Processor is interfaced with a Byte addressable memory. Data word is present in the memory with a starting address of $(C4CD CFA4)_H$ what is the capacity of main memory in the computer. and How many cells are interfaced to a CPU.

a) $(C4CD CFA4)_H$

Address size = 32 bit

memory size = 2^{32} cells

= 2^{32} B ← mly Byte Addressable

= 4GB

b) 8 cells

Que:- A 32 bit Hypothetical Processor is interfaced to a word addressible memory. CPU generates 36 bit Address to refer the memory what is the capacity of the m/y in the Computer in Bytes: and How many m/y cells are interfaced to a n CPU.

$$\begin{aligned}
 \text{a) m/y size} &= 2^{36} \text{ cells} \\
 \text{Capacity} &= 2^{36} \times \frac{32 \text{ bit (1 word)}}{\text{(cell size)}} \\
 &= 2^{36} \times 4 \text{ B} \\
 &= 2^{38} = 256 \text{ GB}
 \end{aligned}$$

b) 1 cell is interfaced (word addressible m/y)


$$\boxed{\text{m/y Capacity} = \# \text{ of cells} * \text{cell size}}$$

"CPU Pin Structure" :-

* Processor contain set of Hardware pins used to perform the operations on a externally connected components { memory and I/O }.

* Hardware Pins are categorized into three groups :

- i) Active Low Pin.
- ii) Active High Pin.
- iii) Time multiplexed Pin



i) Active Low Pin :-

This Pin is enabled when the clock Pulse in the low state denoted as: Pinname

eg: \overline{RD}
 \overline{WR}
 \overline{INTA} etc.

ii) Active High Pin :-


This Pin is enabled when the clock pulse is in High state. denoted as: Pinname.

eg: ALE
INTR
HOLD
HLDA etc.


iii) Time multiplexed Pin :-

This pin is used to carry the address and data but not at the same time.

eg: In 8085;




eg: In 8086;



* Advantage of Time multiplexing is, reduces the hardware pins in the CPU.

* 'ALE' Pin is used to differentiate the address and data. i.e.

ALE (Address Latch enable)
Pin




* "Address Latch" is used to lock the address.



-: It contain two control Pins: two operate the latch:

two control pins :-

① STB (Strobe) Pin



② \overline{OE} (O/P enable) Pin




"Memory Interfacing" :-

This concept is used to integrate the CPU and memory. In this process CPU pins are mapped with memory pins respectively.

Let us consider a reference CPU to analyze the memory interfacing i.e. 8085 (40 pin CPU)

-: 8085;

It is a 8 bit CPU, supports 64 KB Physical memory.




:- 8085 4P

machine Instⁿ: LDA [2040]

Load to Acc from m/y


Acc ← m [2040]

CPU generates the memory request



machine cycle

{ # of CPU cycles required to complete the main memory operation }



Actions :-

① send the "Address"

T₁: ALE = 1

40 → AD₇ - AD₀

20 → A₁₅ - A₈

② Send the 'cs' (control signal)

T₂: ALE = 0

\overline{RD} = 0

\overline{WR} = 1

③ Read the "Data"

T₃ & T₄:

ALE = 0 D₇-D₀ → AD₇-AD₀

{ m/y latency / m/y delay / m/y Access time }


i) machine : $STA [4080]$ Store into the m/y via Acc

Instⁿ

$m [4080] \leftarrow Acc$



cpu generates the memory Request



machine cycle

$\{ T_1, T_2, T_3, T_4 \}$



actions :

$T_1: ALE = 1$

$80 \rightarrow AD_{15} - AD_8$

$40 \rightarrow A_{15} - A_8$

$T_2: ALE = 0$


$\overline{RD} = 1$

$\overline{WR} = 0$

$T_3 \& T_4: ALE = 0$


$AD_7 - AD_0 \rightarrow D_7 - D_0$

:- 8086 UP



System Bus Design

- * Bus is a communication channel
- * Characteristic of a bus is: shared transmission medium.
- * Limitation of a bus is: only one transmission at a time.
- * A Bus which is used to provide the communication between the major components of a computer is called as System Bus.



* System Bus contain three category of lines used to provide the communication between CPU, mly, I/O ; they are :

- ① Address lines
- ② Data lines
- ③ Control lines.

Address Lines :-

* These lines are used to carry the address to memory and I/O. So address lines are uni-directional.

* Based on the address lines, we can determine the capacity of a memory system.

eg:- In 8085 μ P,

$A_{15} - A_8$, $AD_7 - AD_0$



16 Address lines



2^{16} cells



$2^6 \times 2^{10}$ cells



64 k cells \rightarrow 64 KB

Eg 2: In 8086 μP ,

$A_{19} - A_{16}$, $AD_{15} - AD_0$

↓
20 Address lines

↓
 2^{20} cells

↓
2 M cells → 1 MB

eg: In X-CPU, 38 Address Lines are Present

then,

MM size = 2^{38} cells

= 256 G cells → 256 GB

* Size of memory depends upon the address lines of the μ -Processor

Data Lines :-

* These lines are used to carry the binary sequence between the CPU, m/y and I/O so data lines are bi-directional.

* Based on the data lines, we can determine the word lengths of CPU.

* Based on the word lengths, we can measure the performance of a CPU.

Data Lines :-

- * Bi-directional
- * Word - Length
- * Performance

eg: In 8085 up

AD₇ - AD₀



8 Data Lines



word length = 8 bit



operations are performed on 8 bit data code.

eg: In 8086 up

AD₁₅ - AD₀



16 Data lines



word length = 16 bit



operations are performed on a 16 bit data code.

"Control Lines" :-


- * These lines are used to carry the control signals and timing (clock) signals.
- * Control signals indicate the type of operation, and timing signals are used to synchronize the memory and I/O operations with CPU clock.

Note :-




when there is a common bus, common control signal and common address space is used between the memory and I/O then there is a

possibility of Ambiguity (Communication Problem)

- * Common Bus
- * Common CS
- * Common Address



cpu generates the memory request



Ambiguity

∴ To Handle the above problem bus configurations are used in the system design.

Three different Bus configurations are used in computer design:


- ① IOP [input-output Processor]
- ② Isolated I/O [^{I/O}input mapped I/O]
- ③ memory mapped I/O.

IOP :- (Input/output Processor)

- * This configuration uses common control signals and common address space but 'different buses' for both memory and I/O.
- * Additional hardware is required to manage the memory bus and I/O bus, so it is expensive therefore this configuration is used in the high performance CPU design.

Isolated I/O :- (1:1 mapped I/O)

- * This configuration uses the common bus and common address space but 'different control signals' for both memory and I/O.



- * $\boxed{\text{IO}/\overline{\text{M}}}$ Hardware pin is used to implement isolated I/O.



IO/M	\overline{RD}	\overline{WR}	CS
0	0	1	\overline{MemRD}
0	1	0	\overline{MemWR}
1	0	1	$\overline{IO RD}$
1	1	0	$\overline{IO WR}$

It is less expensive, used in the general purpose computer design.

memory mapped IO

* This configuration uses the common bus, common control signals but 'unique address space for both memory and I/O.'

* In this configuration, memory address space is shared to IO. So limitation is complete memory space is not in the use.





Ques:- Consider a hypothetical Processor which supports 64 KB memory. Processor uses the memory mapped I/O. in which when the 3 MSB bits of address is 1 then use them for I/O ports. How many number of Port addresses and mly addresses are possible in the system.

Solⁿ:- $64 \text{ KB} = 2^{16} = 16 \text{ K.L.} \quad \underline{F000}$

3 MSB bits

memory size = $\frac{64 \text{ KB}}{8} = 8 \text{ K.L.}$
 $\log_2 2^{64} = 16 \text{ bit}$




Port Address = $1 * 2^{13}$

$\left[\begin{array}{l} 1110000 \dots - (13)0's \\ 1111111 \dots - (13)1's \end{array} \right]$


memory Address = $7 * 2^{13}$ $\left[\begin{array}{l} 0000 \dots 13(0's) \dots 110111 \dots \end{array} \right]$

Que:- Consider a Hypothetical CPU which supports 2^{28} Byte memory space. System designed with a memory mapped I/O. In this configuration both of the addresses are separated with a 6 MSB bits. In the 6 MSB bits combination, 8 combinations are used for I/O. How many No. of I/O ports are possible in the system.

2^{28} Byte \Rightarrow 28 bit \Rightarrow Address lines



$\frac{6}{\text{I/O}}$



I/O :- $8 * 2^{22}$
 Addresses $\Rightarrow 2^{25}$

* Que:- Consider the Hypothetical CPU which ~~is~~ contain 34 address pins. Processor is interfaced with a 8 cells of the m/y space. What is the capacity of the m/y system and word length of CPU.

capacity = $\frac{2^{34} \text{ cells}}{8} = 2^{31} = 16 \text{ GB}$ (default m/y is Byte Addressable)
 ~~$2^{34} * 8 = 2^{37}$~~
 word length = 64 bit