


module : 1 :- Computer functionality


①

:- Computer : It is a computational device used to process the data under the control of a program, therefore computer system functionality is a Program execution.




:- Program :

Program is a sequence of instructions along with data.



:- Instruction :

It is a binary code which is designed inside the Processor to perform some task.



Ex:

Ex:- If X-cpu supports 8 operations ^(Instructions) then (2)
 $\log_2 8$ bit binary code is used as
 opcode.

opcode	operation :
000	- +
001	- *
010	- /
⋮	
111	- AND

fixed by the designer → Programmed into a ROM

:- Data :- It is a binary code which is associated with a value based on the data format

Binary code	- bind with	- value
----------------	----------------	---------

* Different data formats used in the computer design is as follows:

Data formats

fixed point data

floating point data

magnitude format

Compliment format

Single Precision (32 bit) format

Double Precision (64 bit) format

unbigned format

(only +ve data)

n-bit range $\{0 \text{ to } (2^n - 1)\}$

4 bit range $\{0 \text{ to } 15\}$

Signed-magnitude format

(Both +ve, -ve data)



Sign

value

$\{-(2^{n-1}) \text{ to } +(2^{n-1})\}$

$\{-7 \text{ to } +7\}$

1's Compliment format

(Both +ve, -ve data)

$\{-(2^{n-1}) \text{ to } +(2^{n-1})\}$

$\{-7 \text{ to } +7\}$

2's compliment format

(Both +ve & -ve data)

$\{-(2^{n-1}) \text{ to } +(2^{n-1}-1)\}$

$\{-8 \text{ to } +7\}$

Binary

0000	-0	+0
0001	-1	+1
0010	-2	+2
...	...	...
0111	-7	+7
1000	-8	+8
1001	-9	+9
...	...	...
1111	-15	+15

16 values

redundancy

$\boxed{+0}$

+1
+2

+7
-7
-6

$\boxed{-0}$

16 values

$\frac{+0}{+1}$

+2

+7
-8
-7

No redundancy

2's Compliment

16 values

(4)

* general purpose computers ^{are} (8085 & 8086)
 designed with a fixed point ALU.
 So all the operations are performed
 on a fixed point data format.

* 4-bit data code is:

4 bit Binary code	unsigned Data	Sign magnitude Data	1's Compliment Data	2's Compliment Data
0000	0	+0	+0	+0
0001	1	+1	+1	+1
0010	2	+2	+2	+2
0011	3	+3	+3	+3
0100	4	+4	+4	+4
0101	5	+5	+5	+5
0110	6	+6	+6	+6
0111	7	+7	+7	+7
1000	8	-0	-7	-8
1001	9	-1	-6	-7
1010	10	-2	-5	-6
1011	11	-3	-4	-5
1100	12	-4	-3	-4
1101	13	-5	-2	-3
1110	14	-6	-1	-2
1111	15	-7	-0	-1

Not in use

1's complement code:

$$1000 : 0011 (7)$$

(-7)

$$1001 : 0110 (6)$$

2's complement code:

$$1000 : 0111$$

(-8)


$$\frac{1000}{1} = 8$$

$$1001 : 0110$$

(-7)

$$\frac{0110}{+1} = 7$$

"unsigned Data" :-




Note :-

Carry flag is used in the CPU design, to indicate the range exceeding condition of a unsigned arithmetic.

Condition :

Is there an extra bit out of

MSB



$$F = \text{set} = 1 = C$$

$$F = \text{reset} = 0 = NC$$

Ex:

$$\begin{array}{r} 5 \\ 6 \\ \hline 11 \end{array} \quad \begin{array}{r} 0101 \\ 0110 \\ \hline 1011 \\ \text{cy} = 0 \end{array}$$

PSW: Program Status word

Justify:

PSW

Acc
(Accumulator)

flag reg.

cy

0

Ex 2:

$$\begin{array}{r} 8 \\ + 9 \\ \hline 17 \end{array}$$


$$\begin{array}{r} 1000 \\ 1001 \\ \hline 0001 \end{array}$$

$$\text{Ans: } 10001$$

$$\text{Ans: } (1011)$$

:- Signed Data :- (2's complement data).

(6)



$$\begin{array}{rcl}
 +7 & : & \tilde{x} \ 0111 \\
 +7 & : & \underline{0111} \\
 \hline
 +14 & : & 1110 \\
 & & \text{Positive overflow}
 \end{array}$$

$$\begin{array}{rcl}
 -8 & : & \overset{\sim}{0}x1000 \\
 -8 & : & \underline{1000} \\
 -16 & : & \underline{0000} \\
 & & \text{Negative overflow}
 \end{array}$$

(overflow flag is used in signed data.)

Note:- Overflow flag is used in the CPU design, to indicate the range exceeding condition of a signed arithmetic.

Condition:- There is a carry into the MSB and No carry out of the MSB (or) vice-versa when it is true flag is ~~set~~:

$F = \text{set} = 1 = OV$
 $F = \text{reset} = 0 = NV$

In carry	out carry [w.r.t. MSB]
0	0
0	1
1	0
1	1

Logic: 0 & 1 → 1(OV), 1 & 0 → 0(NV)

:- Expression :-

(7)


$$OV(x, y, z) : \underbrace{\bar{x}\bar{y}z}_{+ve \text{ "ov" }} + \underbrace{xy\bar{z}}_{-ve \text{ "ov" }}$$

MSB of operand 1 MSB of operand 2 MSB of Result

eg: 1:-

$$\begin{array}{r} +7 \\ +3 \\ \hline +10 \\ \hline OV=1 \end{array} \quad \begin{array}{r} x \quad \bar{0} \\ 0111 \\ - 0011 \\ \hline 1010 \\ \hline OV=1 \end{array}$$


Justify:



eg: 2:-

$$\begin{array}{r} +7 \\ -3 \\ \hline +4 \\ \hline OV=0 \end{array} \quad \begin{array}{r} \bar{0} \quad \bar{0} \\ 0111 \\ - 1101 \\ \hline 0100 \\ \hline OV=0 \end{array}$$

Justify:




Ans: - 0100 (+4)

~~1100~~ → ~~0011~~ + 1

eg 3:-

$$\begin{array}{r} -7 \\ +3 \\ \hline -4 \\ \hline OV=0 \end{array} \quad \begin{array}{r} x \quad x \\ 1001 \\ + 0011 \\ \hline 1100 \\ \hline OV=0 \end{array}$$

Justify:-



Ans: - 1100 [-4]


1100 → 0011 + 1

eg: 4:-

$$\begin{array}{r} -7 \\ -3 \\ \hline -10 \\ \hline \end{array} \quad \begin{array}{r} \textcircled{1} \times \\ 1001 \\ 1101 \\ \hline 0110 \\ \hline \end{array}$$

OV=1

Justify:-




Que:- Consider the following signed binary code, perform the arithmetic addition operation. what is the status of a overflow flag in the above computation?

Data:- $\textcircled{1} \begin{array}{r} 10101101 \\ 11000101 \\ \hline 01110010 \end{array}$ OV=1

$xy\bar{z} = \text{OV}$

OV=1



Que:- Consider the following 8 bit data computation what is the status of a overflow flag in computation:

$$(-121) + (-112)$$

Soln:-

$$\begin{array}{r} -121 \\ -112 \\ \hline -233 \\ \hline \end{array}$$

8bit range:

$$\{-2^{8-1} \text{ to } +2^{8-1}-1\}$$

$$\{-128 \text{ to } +127\}$$

Computer Architecture :-

(9)

:- Computer system contain 3 fundamental components :-

- 1.) CPU (Processing unit)
- 2.) Memory (Storage unit)
- 3.) I/O (External communication)


Based on the Program Storage, computer architecture is two kinds:

- 1.) Single Memory Architecture
[Von-Neumann Architecture]
- 2.) Multi-Memory Architecture
[Harvard Architecture]

⇒ "Von-Neumann Architecture" :-

:- In this Architecture, user Program is always required in main memory, so CPU will be executing the main memory part of the Program.

* Main-memory is a volatile memory, so we can load the different application Programs into a main-memory. therefore CPU will be executing the different Programs in the same system.



Von
Neumann

Implemented as a micro-Processor design:

eg: 8085 μ P $\rightarrow$ 64KB RAM

8086 μ P $\rightarrow$ 1MB RAM

used in the Personal Computer Design

eg: General Purpose Computers

Von-Neumann (Controlled flow machine)

$\Rightarrow$ Harvard Architecture

* In this Architecture, Program Logic is stored in the 'Code memory' and data is stored in the 'data memory'.


* Code memory is a permanent memory, that is "ROM."

* Data memory is a temporary memory, i.e. "RAM."


* In this Architecture CPU always executes the Pre-defined Program in the ROM chip on a different data elements.

Harvard Architecture :-

- code m/y
- Data m/y
- ROM & RAM



* Implemented as a micro (μ) - controller design.

eg:- 8051 μ controller 
The diagram shows a box labeled '8051 μ controller' with two arrows pointing to the right. The top arrow points to a box labeled '4KB ROM' and the bottom arrow points to a box labeled '128B RAM'.

* used in the intelligent system design.

eg:- ~~Intelligent~~ Embedded systems.


Computer Organization :-

Computer organization shows the implementation of a von-Neumann architecture.


According to this architecture, user program is present in the main memory.

:- Memory Design (organization) :-


- * Memory is a storage component in the computer.
- * Memory chip is divided into equal parts called as cells.
- * Each cell is identified with a unique number, called as address.
- * memory chip recognizes the control signals to indicate the type of a operation.




* CPU generates the memory request to access the Program from the memory chip, i.e.




* Number of address bits required to access the memory is depends on the capacity of a memory chip. Denoted as: $64k \times 8$, $64k \times 16$, $64k \times 32$.



Note :-
Encoding :-



Decoding :-




⇒ RAM, designed with flip-flops, Static RAM

⇒ RAM, designed with capacitors, Dynamic RAM.

Address Logic design

64Kx8 memory chip



eg: CPU generates the m/y request:

0000H | $\overline{RD}$

⇒ In the CPU, Binary data is referred with the following ~~pre~~ referencial elements :-

<u>CPU</u> [Processor]	<u>Bit</u>	<u>Nibble</u>	<u>Byte (B)</u>	<u>word (w)</u> (word size = word length) ↓ # bits Processed at a time.
1 cell ← 8 bit up	1 bit	4 bit	8 bit	8 bit
2 cell ← 16 bit up	1 bit	4 bit	8 bit	16 bit
4 cell ← 32 bit up	1 bit	4 bit	8 bit	32 bit
n bit up	1 bit	4 bit	8 bit	n bit

∴ Byte addressible vs word addressible memories :-

1.) when the memory cell size is 8 bit then corresponding address space is called as byte address.

Eg: 4×8 : 2 bit address ^{cell} holds 8 bit data
 64×8 : 6 bit Address "
 256×8 : 8 bit Addressed cell holds 8 bit data
 $1k \times 8$: 10 bit "
 $2^n \times 8$: n bit "

cell size must be of 8 bit

↓
Byte addresses
↓
(cell size)

* When the memory cell size is designed with a word length of a CPU then the corresponding address space is called as word address.

eg: $4 \times w$: 2 bit Addressed cell holding word size data

$64 \times w$: 6 bit "

$256 \times w$: 8 bit "

$1k \times w$: 10 bit "

$2^n \times w$: n bit "

↓
cell size
must be
a word

↓
word
addresses

Note :-



1.) Default memory configuration in the computer design is 'Byte addressable' so in the memory, data is stored in a Byte wise sequence.

2.) In the CPU, operations are performed on a word format so based on the word length, memory interfacing will be existed adjusted to access the data word by word from the memory chip.

Date
09/08/2017

eg: 8086 up (16 bit CPU)


Instruction:



Ax: 15 14 13 8 7 6 5 0
HB LB

:- During the Execution of a above instruction two possible outcomes are generated due to lack of a order of data storage in the memory. i.e.

ie memory contents :



1) If [2000] contain LB then,

$$AX = 12\ 23\ H$$

2) If [2000] contain HB then,

$$AX = 23\ 12\ H$$


∴ To Handle the above problem, memory-address interpretation ('Endianness') technique is used.

It is of two kinds :

① Little-Endian { Ascending order }

② Big-Endian { Descending order }

* In the 'little endian', Lower address contain lower byte and Higher address contain higher byte




Lower Address: contain LB &

Higher Address: contain HB.

"Little Endian"

* In 'Big - Endian' lower address contain higher byte and higher address contain lower byte.




Lower address : contain HB

Higher address : contain LB


"Big Endian"

⇒ Default address interpretation technique in the computer design is 'little - endian' therefore above instruction generates the following output :

Little - Endian :



AX: 12 23 H




Que:- Consider a hypothetical processor which supports 32 MW memory. word length (W) of the CPU is 32 bit. Processor is enhanced with a Byte addressable memory space. How many address bits are required to address the new memory chip.

$$32 \times M \times 4B = 128MB$$


$$= \underline{27 \text{ bits}}$$

System old:



System New

Byte Addressable m/y



$$\Rightarrow 2^{25} \text{ cells} \times 4 \text{ cells} \Rightarrow 2^{27} \text{ cells}$$