

1.) Programmed - IO :-

In this mode IO devices are directly connected to a CPU without using a IO-Interface chip so CPU takes the responsibility of an IO operation.

* In this mode CPU undergoes waiting state until the IO-operation is completed so processor utilization is inefficient.


* In this mode CPU-time is directly depends on the I/O speed and the Data-Size.

* This mode is suitable in the System-centric Applications to satisfy the System-goals.

Eg: Banking System

ATC (Air-traffic controller)

eg: Consider 1MBPS IO-device interfaced to CPU in a Programmed - IO mode :



ET. Prog-IO :

1MB $\rightarrow$ 1sec


1B $\rightarrow$?

$$\Rightarrow \frac{1B}{1MB} \text{ sec}$$


$$\Rightarrow 1 \mu\text{sec.}$$

2.) "Interrupt-driven IO" :-

- * In this mode IO operations are controlled based on the Interrupt signals.
- * In this mode IO-Devices are connected to a CPU via IO-Interface chip
- * In this mode Processor utilization is Efficient because IO-Interface takes the responsibility of IO-operations.
- * In this mode CPU time is depends on the Latency of a Interface rather than the speed of a Device.
- * This mode is suitable with the personal Computer design.



$$ET_{INT-IO} = 0.1 \mu s$$



* It can be used in Single Buffer or Cascading Buffer mode

* In single Buffer it can manage 8 IO devices and in cascading Buffer it can manage upto 8 slave (8259A) to 64 IO devices.

* It is a programmable chip.

DMA (Direct M/y Access) :-


* In this mode Bulk Amount of Data will be transferred from I/O to main memory without involvement of CPU.


When the Application Program size is greater than the main-memory size then virtual m/y concept is used to increase the address space.

* This Concept states that use the secondary memory to store the user program.

* Secondary memory is a electro-magnetic memory, employed under IO-category. In the system design secondary m/y is connected to a system bus via DMA module.

:- So during the execution of a program bulk amount of data will be transferred from IO to main-m/y via DMA without involvement of the CPU.





- * CPU initializes the DMA module along with a IO-Command. Later busy with other useful task.
- * IO-Command contain the information about port address, m/y address, control signals and count-value.
- * DMA control logic interprets the IO-Command and enables the operation.
- * Based on the speed of a IO-Device consume the time to prepare the data, later enables the 'DMA-REQ' signal.
- * When this signal is received by the DMA, it enables the Hold signal to gain the control of a System Bus and waiting for HLDA signal.

* After Receiving the HLDA Signal, DMA module send the 'DMA-Ack' signal to IO.

* After Receiving this signal, IO transfers the data to memory via DMA until count becomes 0.

* After the DMA operation, Bus connection will be re-established to CPU.

* Note :-

:- In the DMA operation, CPU present in 2-states :

1) Busy State

2.) Blocked (Hold) State.

* CPU is in Busy state until IO-Device prepares the data.

* CPU is in Blocked state until Transfer the data to main-memory.

eg:- Let x is a Preparation propagation time
 y is a transfer time

$$\% \text{ time CPU Busy} = \left(\frac{x}{x+y} \right) \times 100$$

$$\% \text{ time CPU Blocked} = \left(\frac{y}{x+y} \right) \times 100$$

:- DMA operates in 3-modes :-

- 1) Burst mode
- 2) cycle stealing mode
- 3) Block mode.

1) "Burst mode" :-

In a Burst mode of a DMA Bulk amount of data will be transferred to main m/y based on the Hold and HLDA signal.

2) "cycle Stealing mode" :-

In a cycle stealing mode of DMA, small amount of data will be transferred to main m/y by stealing the control of the system bus when the CPU enters into a idle state.

3) "Blocked mode" :-

In Block mode of DMA, Data will be transferred to main-m/y Block-wise based on the Hold & HLDA signal.

Que:- Consider 10MBPS IO Device interfaced to a CPU in a Programmed-IO mode. Data Transmission b/w the CPU and I/O is in word-wise. word length of the CPU is 64 bit. Interrupt Interface overhead is 2ms. How much performance will be gain by using

Solⁿ:- word length = 64 bit = 8 Bytes.

:- Programmed I/O.

$$10 \text{ MBPS :- } \frac{1}{10 \times 10^6} = 0.1 \mu\text{sec}$$

$$1 \text{ B} = 0.1 \mu\text{sec}$$

$$8 \text{ Bytes} = 0.1 \times 8 = 0.8 \mu\text{sec} \\ = 800 \text{ ns}$$

:- Interrupt I/O :

CPU time depends on interface Latency:

$$E_{\text{interface}} = 2n \times$$

$$S = \frac{ET_{\text{Programmed}}}{ET_{\text{Int}}}$$

$$S = \frac{800}{2} = 400$$

$$\boxed{S = 400}$$

* Que:- Consider A 32 bit Hypothetical Processor which is interfaced to a 10MBPS IO device in a cycle stealing mode of DMA. whenever 32 words are present in the Interface Buffer then it is transferred to main-m/y. machine cycle takes 1 μ s. How much % of CPU time is consumed in the DMA operation.

$$\text{word length} = 32 \text{ bit} = 4 \text{ B}$$

$$10 \text{ MBPS data so } \Rightarrow \frac{10 \text{ MB}}{4 \text{ B}} =$$

Solⁿ :- * Preparation time : (X)

Depends on the IO speed & Data size

$$\begin{aligned} \bullet \text{ Data size} &= 32 \text{ words} \\ &= 32 \times 32 \text{ bit} \\ &= 32 \times 4 \text{ B} \\ &= \underline{128 \text{ B}} \end{aligned}$$

$$10 \text{ MB} \quad \text{---} \quad 1 \mu\text{sec}$$

$$128 \text{ B} \quad \text{---} \quad ?$$

$$\Rightarrow \frac{128 \text{ B}}{10 \text{ MB}} \mu\text{sec}$$

$$\Rightarrow 12.8 \mu\text{sec}$$

$$X = 12.8 \mu\text{sec}$$

* Transfer time (Y) : Depends on the m/y speed.

1 machine cycle — To read/write 1 word Data

• Total time required to transfer 32 words :

$$\begin{aligned} \bullet \text{ Data} &= 32 \text{ words} \\ &= 32 \times 1 \mu\text{sec} \\ &= 32 \mu\text{sec} \end{aligned}$$

$$\begin{aligned} \text{\% time CPU Blocked} &= \frac{Y}{X+Y} \times 100 = \frac{32}{32+12.8} \times 100 \Rightarrow \underline{71.42} \end{aligned}$$

Que:- A 64 bit Hypothetical Processor interfaced with a 10 kbps I/O device in a DMA ~~Cycle Stealing~~ mode of DMA. DMA module contain 8 bit Count Register and 64 bit Data Register. How many Bytes of Data will be transferred to main mly in a DMA operation..

Solⁿ:- ~~Cycle Stealing~~ DMA mode:-

∴ DMA operation controlled by 'Count' Register

Count Register size = 8 bit


As it manages 2⁸ Counts.




∴ In every count 1 word data will be transferred.
therefore total data size :

$$\begin{aligned} &= 256 \text{ words} \\ &= 256 \times 64 \text{ bit} \\ &= 256 \times 8 \text{ B} \\ &= \underline{2048 \text{ B}} \end{aligned}$$

"Hard-Disk Structure" :-

- Hard-Disk is a Direct-access electro-magnetic storage component. It contains a bunch of magnetic coated platters used to store the data.
- * Each Platter contains 2-surfaces. Surface contains set of concentric circles, called as Tracks.
- * Track contains set of sectors. Sectors hold the data.
- * In the Hard-disk each surface has its own Read/write Head to access the data directly from the Hard-Disk.
- * In the Hard-Disk surfaces, Tracks, and Sectors are the Addressable units.
- * In the Hard-Disk cylinder is formed by connecting the same track number in all the surfaces.





$$\textcircled{1} \quad \# \text{ cylinders in the Disk} = \# \text{ tracks in the Surface}$$

$$\textcircled{2} \quad \text{Track capacity} = \# \text{ sectors/track} * \# \text{ Bytes per sector}$$

$$\textcircled{3} \quad \text{Cylinder capacity} = \# \text{ Surface in the Disk} * \text{Track capacity}$$

$$\textcircled{4} \quad \text{Disk capacity} = \# \text{ cylinders in the Disk} * \text{Cylinder capacity}$$

Alternate :-

$$\text{Disk capacity} = \# \text{ surfaces in the Disk} * \# \text{ tracks per surface} * \# \text{ sectors per track} * \# \text{ Bytes per sector}$$

Different Adjustments are required in the Disk-operations:

- 1) Seek Time: Amount of the time required to move the head from the initial position to desired track in the Surface.
- 2) Rotational Latency :- Amount of the Time required to adjust the Head-Point at the beginning of a desired sector in the track.

In Best case, Rotational latency is '0' (zero) because Head is adjusted during the seek time itself.

In worst case, ~~for~~ one complete revolution is required to adjust the Head point.

In Average case Half of the Revolution is required to adjust the Head point. $\Rightarrow \boxed{\frac{1}{2} * \frac{\text{Revolution}}{\text{Speed}}}$

Transfer Time :-

Amount of time required, to access the Data from the Disk


overhead :-

Additional Delays in the Disk operation.

$\therefore$ So Total Time Required to Access the Data from the Hard disk :

$$\boxed{T_{\text{avg}} = \text{Seek time} + \text{Avg Rotational latency} + \text{Transfer time} + \text{overhead}}$$

$\therefore$ In the Hard-Disk Design, storage distance ^{existed} ~~adjusted~~ between inner & outer diameter of a surface i.e.



$$\begin{aligned}\text{Storage Distance} &= \left[\begin{array}{c} \text{outer} \\ \text{Radius} \end{array} - \begin{array}{c} \text{Inner} \\ \text{Radius} \end{array} \right] \\ &= [8\text{cm} - 2\text{cm}] \\ &= \underline{6\text{cm}}\end{aligned}$$

$$\begin{aligned}\# \text{ tracks in the surface} &= \frac{\text{Storage Distance}}{\text{Inter Track Distance}} \\ &= \frac{6\text{cm}}{0.2\text{mm}} \Rightarrow \frac{60\text{mm}}{0.2\text{mm}} = \underline{300}\end{aligned}$$

Que:- Consider a Hard Disk with a rotational rate of 9800 RPM. Average seek time of a disk is 8.4 msec. Disk contains 32 platters. Surface contains 128 tracks. Track contains 256 sectors. Sectors hold 512 Bytes data. File size in the application is 8kB.

Calculate the following:

- i) Disk capacity.
- ii) Time required to access the file
- iii) Time required to access the 100 random sectors.
- iv) Disk rate { Data Transfer Rate }

Solⁿ:-

(i)

$$\begin{aligned}\text{Capacity of Disk} &= \# \text{ surfaces in disk} * \# \text{ tracks/surface} * \# \text{ sectors/track} * \# \text{ Bytes/sector} \\ &= 64 * 128 * 256 * 512 \text{ B} \\ &= 2^6 * 2^7 * 2^8 * 2^9 \text{ B} \\ &= 2^{30} \text{ B} = \underline{16 \text{ GB}}\end{aligned}$$

ii) Time required to access file :-

a) Seek time = 8.4 msec

b) Rotational latency = Depends on the rotational speed

9800 revolutions 1 min (60 sec)

1 revolution = $\frac{60}{9800} = 6.12 \text{ ms}$

Avg Rotational latency = $\frac{1}{2}$ revolution time

$$= \frac{1}{2} \times 6.12 \text{ ms}$$
$$= \underline{3.06 \text{ ms}}$$

c) Transfer time = Depends on Rotational speed.

1 revolution time = 1 track (256 sectors)

? time = ~~1 track~~ (1 file) = 16 sectors

$$\left\{ \begin{array}{l} 1 \text{ sector} - 512 \text{ B} \\ \# \text{ sector} - 1 \text{ file (8 KB)} \\ \Rightarrow \frac{8 \text{ KB}}{512} = 16 \end{array} \right\}$$

$$\Rightarrow \frac{6.12 \text{ ms} \times 16}{256}$$

$$\Rightarrow 0.381 \text{ ms}$$

$$\therefore T_{\text{avg}} = 8.4 + 3.06 + 0.381$$

$$= 11.841 \text{ ms}$$

ii)

Random sectors

accessing requires the adjustment for Every sector.

1 revolution time — 1 track
(256 sectors)

? time — 1 sector

$$\Rightarrow \frac{6.12 \text{ ms} \times 1}{256}$$

$$= 0.023 \text{ ms}$$

$$T_{\text{avg}} = \underbrace{(8.4 + 3.06 + 0.023)}_{1 \text{ sector access time}} \text{ ms} \times 100$$

$$= 1146.0023 \text{ ms}$$

iv) Disk Rate {Bandwidth} :-

:- Surface Rate :-

$$\frac{1 \text{ revolution time}}{1 \text{ track data}} = \frac{1 \text{ track data}}{\{256 * 512 B\}}$$

$$1 \text{ sec} \quad \text{---} \quad ?$$

$$\Rightarrow \frac{256 * 512 B}{6.12 \text{ ms}}$$

$$\text{Surface Rate} \Rightarrow \frac{256 * 512}{6.12} * 10^3 \text{ Bytes/sec.}$$

∴ Disk Rate :-

$$\Rightarrow \# \text{ Surface in Disk} * \text{Surface Rate}$$

$$\Rightarrow 64 * \frac{256 * 512}{6.12} * 10^3 \text{ B/sec.}$$

$$= 1370687.58 * 10^3 \text{ B/sec}$$

$$= 1370 \text{ MBPS}$$

— X —

module-2