




"updating Techniques" :-

* According to Hierarchy design, CPU always accessing the data from the cache memory.

:- In this regard CPU check the, availability of a datablock in the cache memory.

When it is in the cache, then operation become Read Hit or write Hit otherwise operation become Read Miss or write Miss.

* When Miss occurs then the Respective Block will be transferred from main-memory to cache called Read Allocate or write Allocate. After the Allocation CPU performs read and write operation only on a Cache memory.



[0000]: 23H
[0001]: 24H

111
↓
Tag

$$k \bmod N = i$$

$$\{0 \bmod 4 = 0\}$$

Prog:-

I₁: Mov r₀, [0000]; B₀ - 0th Byte → r₀

I₂: Add r₀, #23; r₀ + 23 → r₀

I₃: Mov [0000] r₀; r₀ → B₀ - 0th Byte

Execution:-

I₁: Read Hit; r₀ = 23H

I₂: r₀ + 23 → r₀; r₀ = 46H

I₃: write Hit; CM
[0000]: 23 46H

MM
[0000]: 23

CM
[0000]: 46

{ cache Coherence }

* In the above code during the execution of I₃ instruction, CPU updates only the cache mly datablock. the corresponding updation is not performed in the main-mly so same address contain different values at different places.

This kind of data inconsistency problem in the mly system is called as 'cache coherence'

- Coherence causes the data loss described below:

eg:-
I₄ : Mov r₀, [1000]; B₄ - 0th Byte → r₀
I₅ :
I₆ :
I₇ :
I₈ : Mov r₀, [0000]; B₀ - 0th Byte → r₀

Example:-

I₄: Read Miss : Read-Allocate

$$\left\{ \begin{array}{l} k \bmod N = i \\ 4 \bmod 4 = 0 \end{array} \right\}$$

CM: B₀ B₄

→ updated

Data is lost

I₈: Read Miss : Read-Allocate

$$\left\{ \begin{array}{l} k \bmod N = i \\ 0 \bmod 4 = 0 \end{array} \right\}$$

↓

CM: B₄ B₀

{ B₀ contain old data }

← Data Loss

* To Handle the above data-Loss Problem, writing policies are used in the cache design.


These are two types:

- 1) Write through.
- 2) Write Back.

:- Write Through :-

* In this protocol, CPU perform the simultaneous write operation in both cache memory and main-memory so 'No coherence' inclusion is always success.

* Inclusion means lower level memory data always become the subset of a higher level memory data.



:- No-Coherence

:- Inclusion Success

$$* T_w [\text{Simultaneous write op}] = \max \left[\begin{array}{l} \text{word operation} \\ \text{update time in} \\ \text{C.M.} \end{array} , \begin{array}{l} \text{word update} \\ \text{time in} \\ \text{M.M.} \end{array} \right]$$

* Amount of the Time required to read one word data from the memory is called as Read cycle time i.e.

$$T_{avg \text{ read}} = H_r T_c + (1 - H_r) (T_m + T_c)$$

$\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$
 Read Hit Read data Read Miss Read allocate Read data

Amount of the time required to write one word data in the memory is called as write cycle time i.e.

$$T_{avg\ write} = H_w T_w + (1 - H_w) (T_m + T_w)$$

$\downarrow$ write hit $\downarrow$ simultaneous write $\downarrow$ write miss $\downarrow$ write allocate $\downarrow$ simultaneous write

* Average access time of the memory when considering both Read and write operation is


$$T_{avg\ WT} = (f_r * T_{avg\ read}) + (f_w * T_{avg\ write})$$

$\downarrow$ write through $\downarrow$ # read op_w $\downarrow$ # write op_w

$$\eta_{WT} = \frac{1}{T_{avg\ WT}} \text{ words/sec.}$$

* Note :-

When the write-through Technique is implemented in a simultaneous access memory organization then Hit ratio for write operation always become '1' because Data Block is need not be required in level -i m/y in this organization



$$\left\{ \begin{array}{l} H_w = 1 \\ T_{avg\text{write}} = T_w \end{array} \right\}$$

*
*
Note :-


When the question contain 'cache memory' word, write-through Protocol and " $H_w = 1$ " then use simultaneous access memory orgⁿ otherwise $\{H_w \neq 1\}$ use Hierarchical access m/y orgⁿ.

:- If H_w not given, then consider it as 1 and take simultaneous m/y orgⁿ. eg: $H_r = 70\%$.

:- write-Back :-

In this Protocol, CPU perform the write operation only in the C.M. so coherence present but coherence doesn't cause the data loss because update bit is present to indicate the status of Block.

* In this technique each line contains an extra bit, ~~to~~ none as update bit to indicate the status of updation that is this bit is 'Set' when the ~~elo~~ Cache Block is updated otherwise Reset therefore Based on the status of update bit CPU write-Back the Data-Block into main-mem before Replacement. therefore Data is safe.



$$T_{avg_read} = H_r T_c + (1-H_r) \left[\% \text{ dirty } (T_m + T_m + T_c) + \% \text{ clean } (T_m + T_c) \right]$$

Diagram illustrating the components of the average read time formula:

- $H_r T_c$ branches into **Read Hit** and **Read Data**.
- $(1-H_r)$ branches into **Read Miss** and **Write Back**.
- $\% \text{ dirty } (T_m + T_m + T_c)$ branches into **Read allocate** and **Read Data**.
- $\% \text{ clean } (T_m + T_c)$ branches into **Read allocate** and **Read Data**.

∴ write cycle time is :

$$T_{avg_write} = H_w T_c + (1-H_w) \left[\% \text{ dirty } (T_m + T_m + T_c) + \% \text{ clean } (T_m + T_c) \right]$$

Diagram illustrating the components of the average write time formula:

- $H_w T_c$ branches into **write Hit** and **write Data**.
- $(1-H_w)$ branches into **write miss** and **write Back**.
- $\% \text{ dirty } (T_m + T_m + T_c)$ branches into **write allocate** and **write Data**.
- $\% \text{ clean } (T_m + T_c)$ branches into **write allocate** and **write Data**.

∴ Average Accessing time, when considering Both Read & write operation is :


$$T_{avg_write_Back (WB)} = (f_r * T_{avg_read}) + (f_w * T_{avg_write})$$

"Multi-level cache organization":-


* Multi-level cache orgⁿ is used in the computer system to minimize the miss penalty.

:- "Miss Penalty" means time required to transfer the data from higher level to lower level due to a miss operation.


System old :



System with Cache :



System with multi-level cache :



* In the multi-level cache design, capacity is in an increasing order and associativity is in a decreasing order from the Level-1 cache to Level-2 cache.

* Two kinds of miss-rate are calculated in the multi-level cache design.

- 1) GMR (Global miss rate)
- 2) LMR (Local miss rate)

$$\left\{ \begin{array}{l} \text{GMR} = \frac{\# \text{ missed in cache}}{\text{Total } \# \text{ CPU generated references.}} \\ \text{LMR} = \frac{\# \text{ missed in cache}}{\text{Total } \# \text{ Access to cache.}} \end{array} \right\}$$

$$\left\{ \begin{array}{l} \text{GMR}_{L_2} = \frac{2}{10} = 0.2 \\ \text{LMR}_{L_2} = \frac{2}{4} = 0.5 \end{array} \right\} \rightarrow \left(\text{or} \right) \frac{\# \text{ miss in } L_2}{\# \text{ miss in } L_1}$$

$$\left\{ \begin{array}{l} \text{GMR}_{L_1} = \frac{4}{10} = 0.4 \\ \text{LMR}_{L_1} = \frac{4}{10} = 0.4 \end{array} \right\}$$

* Average access time of the m/y is calculated in terms of hit time, miss rate and miss-penalty is as follows:

$$T_{\text{avg}} = \text{Hit time}_{L_1} + (\text{Miss Rate}_{L_1} * \text{Miss Penalty}_{L_1})$$

$$\text{Miss Penalty}_{L_1} = \text{Hit time}_{L_2} + (\text{Miss Rate}_{L_2} * \text{Miss Penalty}_{L_2})$$

$$\text{Miss Penalty}_{L_2} = \text{M.M. Access time}$$

(number of)
memory stalls created per instruction during
the program execution is calculated as:

$$\# \text{ memory stalls / Inst}^n = \left(\# \text{ misses}_{L_1} / \text{Inst}^n * \text{Hit time}_{L_2} \right) + \left(\# \text{ misses}_{L_2} / \text{Inst}^n * \text{miss Penalty}_{L_2} \right)$$

↓
M.M. Access time.

dated
22/08/2017

"Types of cache misses" :-

1) "Compulsory miss" [Cold ~~state~~ ^{start} miss] or [first reference miss].

* This miss will occur when the very first referenced blocked is miss in cache. By these misses can be minimized by increasing the block-size.

2) "Capacity miss" :-

This miss will occur when the cache is full. These misses can be minimized by increase the cache-size.

3) "Conflict miss" [Collision miss or Inference miss] :-

This miss will occur when too many blocks are mapped into same cache line or same cache set. These cache-misses can be minimized by double the associativity.

Que:- Consider 2-level m/y organization, level-1 m/y is cache-memory, its access time is 40ns. main-memory is a level-2 m/y and its access time is 200ns. write through protocol is used in the cache design to handle the cache coherence. In the application program 70% of requests are used for read operation and remaining are used for write opⁿ. Hit ratio for read opⁿ is 80%. What is the average access time opⁿ of m/y when considering both read & write operation.

Solⁿ:-

Given:-

$$L_1: CM - T_c: 40ns$$

$$L_2: MM - T_m: 200ns$$

$$f_r: 70\% \quad H_r = 80\% = 0.8$$

$$f_w: 30\% \quad H_w = 1 \quad \left\{ \begin{array}{l} \text{Simultaneous} \\ \text{Access m/y organization} \end{array} \right.$$

Write-through:-

$$T_{avg} = H_r T_c + (1 - H_r) T_m$$

$$= 0.8 \times 40 + (1 - 0.8) \times 200$$

$$= 72ns$$

$$T_{avg_write} = H_w T_m \quad \leftarrow \because T_m \text{ is max.}$$

$$= 1 \times 200$$

$$= 200ns$$

$$T_{avg_WT} = (f_r \times T_{avg_read}) + (f_w \times T_{avg_write})$$

$$= (70\% \times 72ns) + (30\% \times 200ns) = 110.4ns$$

Que:- Consider a write-back cache with the Hit ratios of read & write operation is 70% and 80% respectively. Cache memory is 8 times faster than main-mem. Mem access time is 600 ns. In the system 60% of requests are used for Read operation and remaining are used for write operation what is the avg access time of the memory when considering both read & write operations.

Solⁿ:-

write-Back [Hierarchical]

$$H_r = 70\%$$

$$H_w = 80\%$$

$$T_m = 600 \text{ ns} \quad T_c = \frac{600 \text{ ns}}{8} = 75 \text{ ns}$$

$$f_r = 60\% \text{ [Clean bits \%]}$$

$$f_w = 40\% \text{ [\% dirty bits]}$$

$$\begin{aligned} T_{\text{avg read}} &= H_r T_c + (1 - H_r) \left[\begin{array}{l} \text{\% dirty} \\ \text{Bits} \end{array} (T_m + T_m + T_c) + \begin{array}{l} \text{\% clean} \\ \text{Bits} \end{array} (T_m + T_c) \right] \\ &= (0.7) * 75 + (0.3) \left[0.4 (600 + 600 + 75) + 0.6 (600 + 75) \right] \\ &= 327 \text{ ns} \end{aligned}$$

$$\begin{aligned} T_{\text{avg write}} &= H_w T_c + (1 - H_w) \left[\begin{array}{l} \text{\% dirty} \\ \text{Bits} \end{array} (T_m + T_m + T_c) + \begin{array}{l} \text{\% clean} \\ \text{Bits} \end{array} (T_m + T_c) \right] \\ &= 243 \text{ ns} \end{aligned}$$

$$= (0.8 * 75) + (1 - 0.8) [(0.4) (600 + 600 + 75) + (0.6) (600 + 75)]$$

$$= 243 \text{ ns}$$

$$T_{avg \text{ WB}} = (f_r * T_{avg \text{ read}}) + [f_w * T_{avg \text{ write}}]$$

$$= (0.6 * 327) + [0.4 * 243]$$

$$= 293.4 \text{ ns}$$

Ques :- Consider the following my specifications :

memory	Access time (ns)	Hit ratio
I-cache	10 ns	0.8
D-cache	15 ns	0.7
MM	150 ns	0.9
SM	500 ns	1

In the application program 60% ~~instruction~~ of requests are used for instruction accessing and 40% requests are used for data accessing what is the time required to access the program information.

Soln :-

Hierarchical System:

60% - I-cache (Instⁿ)

40% - D-cache (Data)

$$T_{avg\ instn} = H_c T_c + (1-H_c) H_m (T_m + T_c) + (1-H_c) (1-H_m) H_s (T_s + T_m + T_c)$$

$$= (0.8 * 10) + (0.2) * 0.9 (150 + 10) + (1-0.8) (1-0.9) (1) (150 + 500 + 10)$$

$$= \underline{50ns}$$

$$\text{Time required for instn access} = [f_{instn\ req.} * T_{avg\ instn}]$$

$$= [0.6 * 50ns] = \underline{30ns}$$

$$T_{avg\ data} = H_c T_c + (1-H_c) H_m (T_m + T_c) + (1-H_c) (1-H_m) H_s (T_s + T_m + T_c)$$

$$= (0.7 * 15) + (1-0.7) 0.9 (150 + 15) + (1-0.7) (1-0.9) (1) (500 + 150 + 15)$$

$$= \underline{75ns}$$

$$\text{Time required for Data access} = [f_{data\ req.} * T_{avg\ data}]$$

$$= [0.4 * 75ns]$$

$$= \underline{30ns}$$

$$\text{Total } T_{avg} = 30 + 30$$

$$= \underline{60ns}$$

 Ques:- consider a memory design where CPU generates 100 m/y references in which 40% miss operation occurred in level-1 cache and 10 miss operation occurred in level-2 cache. Hit time of level-1 cache is 3 cycles. Hit time of level-2 cache is 15 cycles. miss penalty from main m/y to level-2 cache is 150 cycles. In the program each instruction uses 1.75 m/y references:

- what is the avg. access time of the m/y
- what are m/y stall cycles per instn.

Soln:-

$$a) \quad T_{avg} = \text{Hit time}_{L1} + (\text{Miss Rate}_{L1} * \text{miss Penalty}_{L1})$$

$$+ \text{miss Penalty}_{L1} + \text{Hit time}_{L2} + (\text{Miss Rate}_{L2} * \text{miss Penalty}_{L2})$$

$$L1 \text{ miss} = 40\%$$

$$L2 \text{ miss} = 10$$

$$\text{Hit time of } L1 = 3 \text{ cycles}$$

$$\text{Hit time of } L2 = 15 \text{ cycles}$$

$$= 3 \text{ cycles} + (0.4 * 150)$$

$$\text{miss Penalty}_{L1} = 15 + \left(\frac{10}{40} \right) * 150$$

$$= 52.5 \text{ cycles} \quad \rightarrow \text{misses of } L1$$

$$T_{avg} = 3 + (0.4 * 52.5)$$

$$= 24 \text{ cycles}$$

$$b) \text{ Avg m/y} = \left(\frac{\# \text{ misses}_{L_1}}{\text{Instn}} * \text{Hit time}_{L_2} \right) + \left(\frac{\# \text{ misses}_{L_2}}{\text{Instn}} * \text{miss penalty}_{L_2} \right)$$

$$1.75 \text{ MR} - 1 \text{ Instn}$$

$$100 \text{ MR} - ? \# \text{ Instn}$$

$$\Rightarrow \frac{100}{1.75}$$

$$= 57.14$$

$$= \underline{58} \text{ Instn for 100 m/y references.}$$

Level-1
m/y

58 instn experienced with 40 miss.

$$\frac{1 \text{ instn}}{58} \longrightarrow \# ? \text{ miss}$$

$$\Rightarrow \frac{40}{58} = L_1$$

Level-2
m/y

$$58 \text{ instn} - 40 \text{ misses}$$

$$1 \text{ instn} - \# ? \text{ misses}$$

$$\Rightarrow \frac{10}{58} = L_2$$

Putting the value :-

$$\Rightarrow \left(\frac{40}{58} * 15 \right) + \left(\frac{10}{58} * 150 \right)$$

$$= 36.197 \text{ cycles}$$

"I/O organization" :-

* Any Device which is connected to a detectable ports of a CPU is called as peripheral device, these are two kinds :


- 1) Input devices
- 2) Output devices.

* I/O devices are electro-magnetic components and CPU is a electronic components. So there is a difference existed in - terms of operating modes, Data Transfer Rate and word formats

* To Synchronize the I/O speed with a CPU, High Speed Interface chip is used name as I/O interface or I/O module.


* I/O interface chip is responsible for I/O operations therefore in the Computer design all the I/O devices are connected to a CPU via I/O interface chip.

System old :



$1 \text{ KB} \rightarrow 1000$
 $1 \text{ B} \rightarrow 1 \text{ mb}$

System New :-



Accessing sequence :-

- * CPU initializes the I/O interface along with I/O command, later busy in other useful task.
- * I/O Interface control logic interprets the I/O command and enables the corresponding port for the operation.
- * Based on the speed of a device consume the time to prepare the data later status will be transferred to a interface Buffer.
- * When the status is in the Buffer then Interface generates the interrupt signal to CPU and

waiting for acknowledgment signal.

* After Receiving the ack. signal Buffer content will be transferred to CPU with High speed therefore,

* Speedgap is synchronized.

* Different I/O interface chips used in the Computer Design:

- 8255 PPI [Programmable peripheral interface]

- 8251 USART [universal synchronous/asynchronous Receiver - Transmitter]

- 8259 A INT. Controller

- 8237 / 8257 DMA.

"I/O Modes" :-

Three different I/O transfer modes used in the Computer design to transfer the data from I/O to other components of computer (CPU & m/y).

- 1) Programmed I/O

- 2.) Interrupt v IO Driven

- 3.) DMA.