

Control Dependency

★ Control dependency Problem will be occurred in the pipeline when the Transfer of control Instructions are executed.

★ Consider the following Program Segment :-

Code :

```

1000 : I1
1001 : I2
1002 : I3 (Jmp 2000)
1003 : I4
1004 : I5
      :
      :
      :
2000 : BI1
2001 : BI2
      :
  
```


falling / fall through Path
Taken Path

→ Expected o/p sequence :

$I_1 - I_2 - I_3 - BI_1 - BI_2$

	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6
PC: 1000 I ₁	IF PC: 1001	ID	EX	MA	WB	
I ₂		IF PC: 1002	ID	EX	MA	WB
I ₃			IF PC: 1003	ID Uncond Jcc PC: 1004 2000	EX	MA
I ₄				IF PC: 1004	ID	EX
BI ₁					IF PC: 2001	ID
BI ₂						IF PC: 2002

Actual :
O/p Sequence



* In the above Execution Sequence unwanted instruction is overlapped with a jump instruction.

When the unwanted instruction is executed in the pipeline then Program functionality is missing.

* To correct the above Problem, we need to insert the delay slot after the jump instruction to suspend the unwanted instruction fetch. that is:

Code:

1000 : I₁
1001 : I₂
1002 : I₃ (Jmp 2000)
1003 : ~~Nop~~ (Delay slot)
1004 : I₄
:
:
2000 : BI₁
2001 : BI₂
:
:

	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6
PC: 1000 I ₁	IF PC: 1001	ID	EX	MA	WB	
I ₂		IF PC: 1002	ID	EX	MA	WB
I ₃			IF PC: 1003	ID uncond. T.C PC: 1004 2000	EX	MA
NOP:				IF PC: 1004	ID	EX
BI ₁ :					IF PC: 2001	ID
BI ₂ :						IF PC: 2002

Actual
O/p sequence

$I_1 - I_2 - I_3 - \boxed{NOP} - BI_1 - BI_2$

↓
Stall

* "NOP Instruction" is used for delay in the Program level or in the System level. It contains opcode so consume the cycle to execute the opcode but nothing will be changed in the Hardware therefore this situation is considered as delay.

* To Handle the Control dependency Problem, NOP instr is inserted after the Jump instruction, To suspend the unwanted instruction fetch. This process is called as "flush" or freeze.

* Flush operation creates stalls in the Pipeline. name as Branch Penalty.

* Branch Penalty is depends on the availability of a Target address in the Pipeline that is:

$$\text{Branch Penalty} = \text{At what stage Target address is available in the Pipeline} - 1$$

Note :- RISC Pipeline Branch Penalty is always 1 because Target address is in the 2nd stage.

* # of Stalls created in the Pipeline from the Branches during the Program Execution is calculated as :

$$\begin{array}{c} \boxed{\begin{array}{l} \# \text{ Stalls from} \\ \text{Branches} \end{array}} = \begin{array}{c} \text{Branch} \\ \text{frequency} \end{array} * \begin{array}{c} \text{Branch} \\ \text{Penalty} \end{array} \\ \downarrow \qquad \qquad \qquad \downarrow \\ \begin{array}{c} \# \text{ Branch Inst}^n \\ \text{in the} \\ \text{Program} \end{array} \qquad \qquad \begin{array}{c} \# \text{ Stalls} \\ \text{per} \\ \text{Branch} \end{array} \end{array}$$

* To minimize the control dependency stalls Hardware Technique is used that is 'Branch Prediction buffer' (loop Buffer / Branch target Buffer).

* Branch Target Buffer / Branch Prediction Buffer It is a High speed buffer present in IF stage used to hold the Predicted Target Addresses when the Prediction is true then stall is not present otherwise stall is created.

*** Note:- when the Question contain Pipeline design with Branch Prediction then assume that Target ~~Direct~~ Address is available in the 1st stage so penalty is otherwise (without Branch Prediction) assume that Target address not present in the 1st stage. So Penalty depends on the Availability of the Target Address in the Pipeline.

Note :- To minimize the control dependency stall one of a software technique is used name as delayed Branch.

Delayed Branch :-

It is a compiler technique so compiler will be re-arranges the code if possible or substitute the NOP instruction after the jump instruction if not possible to re-arrange, to preserve the execution path.

User Code :

1000 : I₁
 1001 : I₂
 1002 : I₃ (Jmp 2000)
 1003 : I₄
 :
 2000 : BI₁
 2001 : BI₂
 :

Compiler
'Re-Arrangement'
code:

machine generated code:
 Addr. 1 I₁
 I₃ (Jmp BI₁)
 I₂
 I₄
 :
 BI₁
 BI₂

Expected o/p :-

I₁ - I₂ - I₃ - BI₁ - BI₂

Actual o/p :-

I₁ - I₂ - I₃ - I₄ - BI₁ - BI₂

↓

Pc: I ₁	CC 1	CC 2	CC 3	CC 4	CC 5
I ₁	IF Pc: I ₃	ID	EX	MA	WB
I ₃		IF Pc: I ₂	ID uncond Jc Pc: I ₄	EX	MA
I ₂			IF Pc: I ₄	ID	EX
BI ₁				IF Pc: BI ₂	ID
BI ₂					IF Pc: BI ₃

Actual
 o/p sequence :- I₁ - I₃ - I₂ - BI₁ - BI₂

Compiler

"Nop Substitution"


Code:

I_1
 I_2
 I_3 (Jmp BI_1)
 NOP
 I_4
 $\vdots$
 BI_1
 BI_2
 $\vdots$



	CC1	CC2	CC3	CC4	CC5	CC6	CC7
PC: I_1	IF	ID	EX	MA	WB		
I_1 : PC: I_2							
I_2 : PC: I_3		IF	ID	EX	MA	WB	
I_3 : PC: NOP			IF	ID	EX	MA	
NOP: PC: I_4				IF	ID	EX	
BI_1 : PC: BI_1					IF	ID	
BI_2 : PC: BI_2						IF	

Actual o/p sequence :-



'Instruction Scheduling' :-


* CPU always executes the Program in a sequence.
(Top-down Approach). called as In-order Execution.

* In this Execution sequence, If any Instruction is dependent then the Remaining Instructions are also sharing the stall cycles even they are independent.

Eg:

I_1 : Add (r_0) r_1, r_2
 I_2 : Sub $r_3, (r_0) r_4$.
 I_3 : Mul r_4, r_5, r_6
 I_4 : DIV r_3, r_7, r_8


In-order Execution sequence is :



* In the Above code I_2 is data dependent on I_1 so I_2 will be waiting until I_1 is completed. This waiting creates Stalls.


These Stalls are also shared by the I_3 , and I_4 Even they are independent.

* To Handle the Above situation, In-order to utilize the Stalls, we can insert the independent Instructions first causes out of order (Re-order) Execution i.e.



* Re-order Execution creates two more dependencies in the Pipeline:

- 1.) Anti-Data dependency.
- 2.) O/p Data dependency.



* "Anti-Dependency" will be occurred when the Instⁿ-J tries to write the data before Instruction-I reads it

eg:- I_3 executes before I_2

So I_3 updates the Register r_4 before I_2 reads it therefore I_2 'incorrectly read' the New value from the r_4 . (Data Loss)

* "Output Data dependency" will be occurred when the Instruction 'J' tries to write the data before Instruction -I' writes it.

eg:- I_4 executing before I_2 .

So, I_4 updates the Register r_3 before I_2 writes it. therefore Destination is incorrectly updated with a old value (Data Loss).

* To Handle the above dependency Problems Hardware technique is used that is Register Renaming.

* Register Renaming :-

→ This technique states that use the Re-order buffers to store the output of a out of order Instructions. later use the Re-order Buffers update the Register file with a Re-order Buffer contents after the completion of a dependent Instruction.

Execution :-

$I_1 \rightarrow r_0$

I_3
 I_4 $\rightarrow$ Re-order Buffer

$I_2 \rightarrow r_3$ [Status = 1]

$\Downarrow$

Re-order Buffer $\rightarrow$ Reg. file
 $\{r_4\}$
 $\{r_3\}$

"Hazards" :-

* Hazard is a delay. Delay is present in the Pipeline due to a dependency Problem. So Hazard is classified into three types:

- 1.) Structural Hazard
- 2.) Data Hazard
- 3.) Control Hazard

* Data Hazard is further classified into three types based on the order of Read and write operation:

- 1) RAW (Read after write) Hazard
- 2) WAR (Write after read) Hazard
- 3) WAW (Write after write) Hazard

* RAW Hazard is created when the instruction 'J' tries to read the data before Instruction 'I' writes it. { True Data dependency }

* WAR Hazard is created when the instruction 'J' tries to write the data before Instruction 'I' reads it. { Anti-data dependency }.

* WAW Hazard is created when the instruction 'J' tries to write the data before Instruction 'I' writes it. { o/p data dependency }.

* Note :- RAR { Read after Read } is not a Hazard because RBR is not a problem.

**

<u>Instⁿ 'J'</u>	<u>Instⁿ 'I'</u>	
IN-Reg	out-Reg	[True Data dependency]
out-Reg	IN-Reg	[Anti Data dependency]
out-Reg	out-Reg	[o/p Data dependency]

"Performance Analysis" :-
"with Stalls"

$$S = \frac{\text{Avg Instⁿ E.T. NonPipe}}{\text{Avg Instⁿ E.T. Pipe}}$$

$$S = \frac{\text{CPI}_{\text{NonPipe}} * \text{CycleTime}_{\text{NonPipe}}}{\text{CPI}_{\text{Pipe}} * \text{CycleTime}_{\text{Pipe}}}$$

* Ideal CPI of Pipeline is always 1 but due to dependency Problem stalls are created in the Pipeline therefore ;

$$S = \frac{\text{CPI}_{\text{NonPipe}} * \text{CycleTime}_{\text{NonPipe}}}{(1 + \# \text{ stalls / Instⁿ}) * \text{CycleTime}_{\text{Pipe}}}$$

when the Pipeline stages are perfectly balanced then 1 task execution time in Non-Pipe is also equal to # of stages in Pipeline i.e

$$t_n = k \cdot t_p$$

therefore,

$$S = \frac{k \cdot t_p}{(1 + \frac{\# \text{ stalls}}{\text{Inst}^n}) * t_p}$$

$$S = \frac{k}{(1 + \frac{\# \text{ stalls}}{\text{Inst}^n})}$$

* when the system is 100% efficient, then no stalls present therefore.

$$S = k$$

Que:- Consider 6-stage Pipeline which allows all the Instructions except Branch Instruction the following Instruction after the Branch is stopped until the Target Address is available. In the Pipeline Target Address is available at the End of Execution. Program contain 40% Branch Instruction among them 70% are Conditional in which 40% of Instructions does not satisfy the condition. when the condition is false then the following ~~condition~~ Instructions are overlapped. Pipeline is operated with a 2ns


clock.

Date: 20/08/2017

- what is the Average Inst execution time?
- what is the performance gain?
- what is the efficiency?

Solⁿ:-

If stage of the Target address not given assume it as ~~last~~ 1st i.e for 6 stage Pipeline, Target addr. will be present at 6th stage.



$$\# \text{Stalls/instr} = \left[\begin{aligned} &((0.6) * 0) + (0.4 * 0.3 * 5) \\ &+ (0.4 * 0.7 * 0.4 * 0) + (0.4 * 0.7 * 0.6 * 5) \end{aligned} \right]$$

$$= 1.44$$

a) $\text{Avg instr}_{\text{Pipe}} = (1 + \# \text{Stalls/instr}) \times \text{cycle time}$

$$= (1 + 1.44) * 2 \text{ ns}$$

$$= \underline{4.88 \text{ ns}}$$

b.) $\text{Performance gain}(S) = \frac{K}{(1 + \# \text{Stalls/instr})}$

$$= \frac{6}{(1 + 1.44)}$$

$$= \frac{6}{2.44}$$

$$= 2.45$$

c) $\eta = \frac{S}{K}$

$$= \frac{2.45}{6}$$


$$\eta = 40.8 \%$$

Note :-

In the Question Target Address availability :

- ~~Available~~ stage Number given then
(Stalls) 'Branch Penalty' = Stage number - 1.
- Stage Name given then Branch Penalty.
'Branch Penalty' = Corresponding stage No - 1.
- All Instr Proceed through all stages/ (or)
until the Instr is completed then
'Branch Penalty' = last Stage Number - 1.

Que:- Consider 8-stage Pipeline operated with a 3 ns clock which allows all the Instr except memory Instr Penalty of a m/y Instr is 6 cycles program contain 30% memory instructions. what is the average Instr execution time ?




$$\# \text{ stalls/Instr} = 0.3 \times 6 = \underline{1.8}$$

$$\text{Avg Instr pipe} = (1 + 1.8) \times 3 = 2.8 \times 3 = \underline{8.4}$$

Que:- Consider a Hypothetical Pipeline which allows all the Instr except Branch Instr. To optimize the Branch Instr Delay Branch is used in the Pipeline design this technique substitutes the 7 NOP Instr after the Jump If not possible to Re-Arrange. Program Contain 40% Branch Instr among them 60% of Instr are optimized what is the average Instr execution time. when the pipeline is operated with 250 MHz clk.

Solⁿ



$$T = \frac{1}{250 \text{ MHz}} = \frac{1000}{250} = 4 \text{ ns}$$

$$\begin{aligned} \# \text{ stalls}_{\text{instr}} &= \{ (0.4) * (0.4) * 7 \} \\ &= 0.16 * 7 \\ &= 1.12 \end{aligned}$$

$$\begin{aligned} \text{Avg } T_{\text{in pipe}} &= (1 + 1.12) * 4 \\ &= 2.12 * 4 \\ &= 8.48 \text{ ns} \end{aligned}$$

Ques:- Consider 6 stage pipeline used to execute the Program code size of 20 Instn (I_1 to I_{20}). Stages are perfectly balanced with 2ns clock. All the Instn are proceed through all the stages in the pipeline I_{12} Instn is a unconditional jump transfers the control to I_{19} Instn. What is the program Execution time.

Soln:-

6 Stage Pipeline

I_1 to I_{20}

Target Addr. = I_{12}

Penalty = $12 - 1 = 11$

$tp = 2ns$

12 to 19

$\frac{7}{20} = 3.5$

$$\left[\frac{(3.5 * 11)}{1} \right] = 38.5$$


$$\begin{aligned} \text{Avg Instn Pipe} &= (1 + 38.5) * 2 \\ &= 48.8 * 2 \\ &= 97.0 \end{aligned}$$

$$\begin{aligned} &\downarrow \text{Stalls} \\ &\downarrow \text{Stages} \\ &\left[11 + 7 + 6 \right] * 2ns \\ &\uparrow \text{Stalls} \\ &= 48ns \end{aligned}$$

Program size = 20 Insts
 $= \{I_1 \text{ to } I_{20}\}$

T.A. Present in the last stage.

6 Stages Do



(I₁₈) will never enter to pipeline.

$$K = 6$$

$$n = 19$$

$$tp = 2np$$

$$ET_{pipe} = (k+n-1)tp$$

$$= (6+19-1) 2np = (24) \times 2 = 48 np$$

Que:- Consider the following code running on a Pipelined Processor:

$$I_1: (r_0) \leftarrow r_1 + r_2$$

$$I_2: (r_1) \leftarrow (r_0) - r_2$$

$$I_3: (r_2) \leftarrow (r_1) * r_0$$

$$I_4: (r_0) \leftarrow (r_2) / r_1$$

$$I_5: (r_2) \leftarrow (r_0) - r_1$$

$$I_6: m[x] \leftarrow (r_2)$$

How many RAW, WAR, WAW Hazards are possible in the pipeline?

1. True data dependency = 5 $\rightarrow$ (RAW)
2. O/p data dependency = 2 $\rightarrow$ (WAW)
3. ANTI data dependency = 0 $\rightarrow$ (WAR)

RAW [Adjacent]
[IN-out]

$I_2 - I_1 [r_0]$
 $I_3 - I_2 [r_1]$
 $I_4 - I_3 [r_2]$
 $I_5 - I_4 [r_0]$
 $I_6 - I_5 [r_2]$
 (5)

WAR
[out-IN]

$I_2 - I_1 [r_1]$
 $I_3 - I_1 [r_2]$
 $I_3 - I_2 [r_2]$
 $I_4 - I_2 [r_0]$
 $I_4 - I_3 [r_0]$
 $I_5 - I_1 [r_2]$
 $I_5 - I_2 [r_2]$
 $I_5 - I_4 [r_2]$
 (0)

WAW
[out-out]
 $I_4 - I_1 [r_0]$
 $I_5 - I_3 [r_2]$
 (2)