

Que:- Consider A Non-Pipeline Processor with a clk cycle time of 2.3ns which consumes 12 cycles ~~for~~ Load/Store instⁿ, & ALU (cycle) 8 cycles for ALU and 5 cycles for Branch instⁿ. Relative frequencies of these instⁿ are 40%, 30%, and 30% respectively.

Non Pipeline System is enhanced with a Pipeline to make the average CPI of 1. In this implementation skew time overhead is 0.8ns what is the performance gain in the Pipeline design.

$$\begin{aligned} \text{E.T. Non Pipeline} &= (0.4 * 12 + 0.3 * 8 + 0.3 * 5) * 2.3 \\ &= 20.01 \text{ ns} \end{aligned}$$

$$\begin{aligned} \text{E.T. Pipeline} &= [(0.4 * 1) + (0.3 * 1) + (0.3 * 1)] * (1 * 2.3) = 2.3 \text{ ns} + \text{overhead} \\ &= 2.3 + 0.8 \\ &= 3.1 \end{aligned}$$

$$2 = \frac{\text{ET}_{\text{Non Pipeline}}}{\text{ET}_{\text{Pipeline}}} = \frac{20.01}{3.1} = 6.45$$

Que:- Consider 4 Stage Pipeline where different instⁿ are spending different cycles at different stages.

	S ₁	S ₂	S ₃	S ₄
I ₁	1	3	1	1
I ₂	1	1	3	1
I ₃	1	1	1	2
I ₄	1	1	1	1

- a.) How many cycles are required
 b.) Performance gain
 c.) following code is executed in the Pipeline


```
for ( i=1; i ≤ 100 ; i++)
```

```
{
    I1;
    I2;
    I3;
} I4;
```

Op of I_2 for $(i=2)$ will be available after 17 cycle.

- d.) Program E.T. without Loop level parallelism in the Pipeline.

a.) Cycles :-



b.)

$$d = \frac{\text{E.T. No Pipeline}}{\text{E.T. Pipeline}} = \frac{(S_1 + S_2 + S_3 + S_4)}{\text{loop / iteration}} = \frac{21}{12} = 1.75$$

(c) 17.

(d) Program E.T. without loop level parallelism in the Pipeline:

$$\begin{aligned}\text{Program E.T.} &= 100 \text{ iterations} \times 12 \text{ cycles per iteration} \\ &= 1200 \text{ cycles}\end{aligned}$$

* If the 'option' in the answer is not matching then switch from overlapped loop parallelism to Non-overlapped loop parallelism.

RISC Pipeline :-

To analyze the implementation issues of a pipeline let us consider RISC pipeline as a reference model.


RISC Processor uses the 5 stage pipeline, To process the instructions & name as 5 Stage instruction pipeline.

RISC Processor Instruction Set contain 3 category of a instruction:


1. Data Transfer Instruction :- In the RISC CPU Load and store instructions are used to copy the data between the mly and register respectively.

* In these instructions, memory is ~~pre~~ referred with a Indexed addressing mode.

Syntax:



$$r_0 \leftarrow M[3 + [r_1]]$$




$$M[3 + [r_1]] \leftarrow r_0$$

2.) Data manipulation Instructions :-

In the RISC CPU ALU operations are performed only on a Register data.

Syntax:




$$r_0 \leftarrow r_1 + r_2$$

3.) Transfer of control Instn :-

a) unconditional Jmp ToC :-

Syntax:




$$PC: \text{Seq Addr} \rightarrow 2000$$

* b)

Conditional Jmp ToC :- Condition evaluated in current Instn itself

Syntax:



Dec r_0



NZ Compare " r_0 " status

True → PC: Seq Addr. 2000

False → PC: Seq Addr.

* To Execute the Above Set of Instructions, 5 Stage Pipeline is used in the RISC CPU. Different Stages in the Pipeline is as follows:

Stage 1 (Instruction fetch) :- In this stage CPU reads the instruction from the memory based on the PC. Simultaneously PC will be incremented to next sequential address.

Stage 2 (Instruction Decode) :-

In this stage two operations are performed:

- ① Decode the instruction (ID)
- ② Access the Register file to fetch the operand. (OF)

This stage also contains comparator circuit to evaluate the Branch condition.

Stage 3 (Execute) :-

In this stage ALU operations are performed.


Stage 4 (Memory Access) :-

In this stage, memory read and memory write operations are performed to access the data.


Stage 5 (Write Back) :-

In this stage Register write operation is performed to store the result in the Register file.


Above sub-operations are assign to Independent H/w and connect them in a pipeline sequence i.e




①



②





③



④

Imp 2000 | uncond Tcc
 $PC \leftarrow PC + SS$ | $TA = 2000$
 $\Downarrow$
 $PC: 2000$



Dependencies in the Pipeline

* Dependency is a major problem in the Pipeline, causes the Extra cycles.

* A cycle in the Pipeline without new Input is called as Extra cycle. also name as 'Stall'

* When Stall is present in the Pipeline then $CPI \neq 1$.

There are three kinds of dependencies possible in the Pipeline :

- 1) Structural dependency
- 2) Data dependency
- 3) Control dependency.

1) Structural dependency :-

- * Structural dependency will be occurred in the Pipeline due to a resource conflict.
- * Resource may be a Register, or memory or function unit (ALU).

	CC1	CC2	CC3	CC4
I ₁ :	Mem	ID	ALU	Mem
I ₂ :		Mem	ID	ALU
I ₃ :			Mem	ID
I ₄ :				Mem

Resource Conflict

→ Cycle diagram 1

- * In the Above Execution sequence I₁ and I₄ both of the Instructions are tries to access the same resource (memory) in the same cycle (CC4). This situation in the Pipeline is called as Resource Conflict.

- * Conflict is a unsuccessful operation so we need to keep the I₄ into a waiting until the resource become available.

- * This waiting creates 'stalls' in the Pipeline that is described below :

	CC1	CC2	CC3	CC4	CC5	CC6	CC7
I ₁ :	mem	ID	ALU	mem	WB		
I ₂ :		mem	ID	ALU	mem	WB	
I ₃ :			mem	ID	ALU	mem	WB
I ₄ :							mem

Stalls

7 cycles $\rightarrow$ 4 i/p = 3 stalls

* To minimize the structural stalls in the Pipeline, Hardware Technique is used that is: Re-Naming

* In the cycle diagram 1, I₁ refers the memory in 4th stage of a Pipeline. to access the 'Data' simultaneously I₄ refers the memory in a 1st stage of Pipeline to access the instruction in the same cycle CC4.

* When the instruction and data both are present in the same memory chip then above situation creates conflict.

* Renaming mechanism states that split the memory unit into a two independent modules used to store the instruction and data separately. called as code memory (CM) and Data m_y (DM) respectively.

* Refer the code-memory in 1st stage and refer the data-memory in 4th stage of a pipeline. So, accessing of these two modules in the same cycle does not create the conflict. that is described below :-

	CC1	CC2	CC3	CC4	CC5	CC6	CC7
I ₁ :	CM	ID	ALU	DM	WB		
I ₂ :		CM	ID	ALU	DM	WB	
I ₃ :			CM	ID	ALU	DM	WB
I ₄ :				CM	ID	ALU	DM
I ₅ :					CM	ID	ALU
I ₆ :						CM	ID
I ₇ :							CM

$$\{ 7 \text{ cycles} - 7 \text{ i/p} = 0 \text{ stalls} \}$$

Date
19/08/2017

*** v. Imp.

Data Dependency :-

* Consider Program segment where instruction 'J' follows instruction 'I' in a program order i.e.

Prog :-

I	: Instn
J	: Instn
:	:

* Data dependency condition will be occurred when the instn 'J' tries to read the data before instruction 'I' writes it i.e.

Read - before - write

Eg: $I_1: \text{Add } r_0, r_1, r_2; \quad (r_0) \leftarrow r_1 + r_2$
 $I_2: \text{Sub } r_3, r_0, r_4; \quad r_3 \leftarrow (r_0) - r_4$

* when the above instructions are executed in a Non-pipeline system then data dependency condition doesn't occurred because I_2 executing after completion of I_1 so I_2 reads the Register r_0 'after' I_1 writes it (No data loss).

* when the above instructions are executed in a Pipelined Processor then data dependency condition will be occurred. because I_2 overlapping with I_1 so I_2 tries to read the the Register r_0 'before' I_1 writes it. so I_2

Incorrectly read the old value from the r_0 ('Data Loss').

	CC1	CC2	CC3	CC4
I_1	IF	ID	Ex	
I_2		IF	ID S: r_0, r_4 <u>$r_0 = \text{value}$</u> $r_4 = \text{value}$	
I_3			IF	

Read before Write
Data Loss

* To detect the data dependency condition, some logic will be maintained in the 'ID Stage' of a Pipeline.

Structure of the logic is

ID-Stage :- (Tommasulo solⁿ)

S/Nb.	Function unit	Destination	Independent Source 1	Independent Source 2	Dependent Source 1	Dependent Source 2	Status
I_1	Add	r_0	r_1	r_2	—	—	0
I_2	Sub	r_3	—	r_4	r_0 (I_1)	—	0

OF {Reg. File Accessing}
 $r_1 = \text{value}$
 $r_2 = \text{value}$ } $\Rightarrow$ Ex is allocated
 $r_4 = \text{value}$ } $\Rightarrow$ Ex is not allocated

Status — $\begin{cases} 0; & \text{execⁿ not yet completed} \\ 1; & \text{execution completed.} \end{cases}$

* By using the above logic we need to stop the accessing of a dependent data until the data become available in the register. This waiting creates 'Stalls' in the pipeline that is described below :

	CC1	CC2	CC3	CC4	CC5	CC6	CC7
I ₁ :	IF	ID	EX	MA	WB r ₀ : updated [status=1]		
I ₂ :		IF	ID S: r ₀ , r ₄ (I) r ₄ = value	ID	ID	ID r ₀ : value (Read)	EX
I ₃ :			IF	IF	IF	IF	ID
I ₄ :							IF

Stalls

7 Cycles - 4 i/p's → 3 Stalls

* To minimize the Data dependency stalls H/w technique is used that is :

→ operand forwarding (short circuiting) or (By-passing)


This technique states that use the Buffer between the stages to hold the intermediate result so that dependent instrn will be accessing

the New value from the Buffer before updating the Register-file.

* ~~consider the following code~~

* In the Last stage of a pipeline, 'Register-write' and 'Register-Read' sequence of operations are present so the updated value is immediately available for other instructions to access therefore Buffer is not required at the End of Last stage.

* Consider the following code used to execute in the Pipeline, using operand forwarding technique



* When the Data dependency condition occurred between the adjacent instructions then the corresponding dependency is name as 'True data dependency'.

→ True data dependency :-

$$\left\{ \begin{array}{l} I_2 - I_1 [r_0] \\ I_3 - I_2 [r_3] \\ I_4 - I_3 [r_4] \end{array} \right\}$$

	CC1	CC2	CC3	CC4	CC5	CC6
I ₁ :	IF	ID	EX	MA	WB r ₀ : update	
I ₂ :		IF	ID (I ₁)	EX	MA	WB
I ₃ :			IF	ID (I ₂ & I ₁)	EX	MA
I ₄ :				IF	ID (I ₃ & I ₁) r ₀ : value correct	EX
I ₅ :					IF	ID
I ₆ :						IF

{ 6 cycles - 6 i/p's = 0 stalls }

* Que:- Consider the following code, Executed on a RISC Pipeline where all the instructions are spending 1 cycle on all the stages but Load instruction spending 4 cycles on MA stage (4th stage). How many cycles are required to complete the code.

I₁: Load r₀, 3(r₁); $r_0 \leftarrow m[3 + [r_1]]$

I₂: Add r₂, r₀, r₁; $r_2 \leftarrow r_0 + r_1$

I₃: Sub r₃, r₂, r₁; $r_3 \leftarrow r_2 - r_1$

I₄: mul r₁, r₃, r₂; $r_1 \leftarrow r_3 * r_2$

Solⁿ:-

RISC Pipeline { K=5 { IF, ID, Ex, MA, WB } }

{operand forwarding
By default }

	IF	ID	Ex	MA	WB
I ₁	1	1	1	1	1
I ₂	1	1	1	1	1
I ₃	1	1	1	1	1
I ₄	1	1	1	1	1

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	CC11	CC12
I ₁ :	IF	ID	Ex	MA	MA	MA	MA	WB				
I ₂ :		IF	ID	Ex	Ex	Ex	Ex	MA	WB			
I ₃ :			IF	ID	ID	ID	ID	Ex	MA	WB		
I ₄ :				IF	IF	IF	IF	ID	Ex	MA		
I ₅ :												
I ₆ :												

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	CC11	CC12
I ₁ :	IF	ID	Ex	MA	MA	MA	MA	WB				
I ₂ :		IF	ID (I ₁)	ID	ID	ID	ID	Ex	MA	WB		
I ₃ :			IF	IF	IF	IF	IF	ID (I ₂)	Ex	MA	WB	
I ₄ :								IF	ID (I ₃ & I ₂)	Ex	MA	WB

Ques:-

Consider 4 stage Pipeline (IF, ID, EX, WB) used to Execute the following code: all the Instn are spending 1 cycle on all the stages but MUL instn takes 4 cycles and DIV instn takes 3 cycles on a EX stage. operand forwarding is used in the Pipeline.

I₁: mul r₀, r₁, r₂ ; $r_0 \leftarrow r_1 * r_2$

I₂: Div r₃, r₁, r₂ ; $r_3 \leftarrow r_1 / r_2$

I₃: Add r₄, r₃, r₁ ; $r_4 \leftarrow r_3 + r_1$

I₄: Sub r₅, r₄, r₂ ; $r_5 \leftarrow r_4 - r_2$

a) How many cycles are required to complete the code

b) How many cycles are saved using optimization over without optimization.

→ operand forwarding

Solⁿ:- Hypothetical Pipeline

	IF	ID	EX	WB
I ₁	1	1	4	1
I ₂	1	1	3	1
I ₃	1	1	1	1
I ₄	1	1	1	1

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	CC11	CC12	CC13
I ₁	IF	ID	EX	EX	EX	EX	WB						
I ₂		IF	ID	ID	ID	ID	EX	EX	EX	WB			
I ₃			IF	IF	IF	IF	ID (I ₂)	EX	EX	WB			
I ₄							IF (I ₃)	IF	EX	ID (I ₃)	EX	WB	

a) 12

b) w/o operand forwarding:-

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	CC11	CC12	CC13	CC14	CC15	CC16
I ₁	IF	ID	EX	EX	EX	EX	WB									
		IF	ID	ID	ID	ID	ID	EX	EX	EX	WB					
			IF	IF	IF	IF	IF	ID	ID	ID	ID	EX	WB			
I ₄							IF	IF	IF	IF	ID	ID	ID	ID	ID	ID

CC17 CC18
EX WB

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	CC11	CC12	CC13	CC14	CC15	CC16
I ₁	IF	ID	EX	EX	EX	EX	WB									
I ₂		IF	ID	ID	ID	ID	EX	EX	EX	WB updated						
I ₃			IF	IF	IF	IF	ID (I ₂)	ID	ID	ID	ID (read)	EX	WB updated			
I ₄							IF	IF	IF	IF	IF (I ₃)	ID	ID read	EX	WB	

$$\text{cycle saved} = 16 - 12 = 4$$