

"Pipeline" :- (4 marks)

Function :-


- * Pipelining uses the decomposition technique that means problem statement is divided into a independent subproblems, assign them to a independent hardware later connect the hardware in a pipeline sequence.

Def :-

"Accepting the New Inputs at one end before the previously accepted input is appeared as an output at the other end."

- * Definition states that, insert the New Input into a pipeline before completion of a old Input so New Input is overlapped with a old Input called as overlapping Execution.
- * In a Non-pipeline system, New Input inserted After the completion of old Input called as Non-overlapping Execution.
- * Overlapping Execution sequence in the pipeline is described using space-time diagram i.e.


in the Pipeline design become most important.




Eg: Consider 4-Stage (S_1, S_2, S_3, S_4)

Pipeline used to execute 4-tasks (T_1, T_2, T_3, T_4)

(a) Non-overlapping Execution segment is :



(b) overlapping Execution segment is :



$$1^{\text{st}} \rightarrow 4C$$

$$3 \text{ tasks} \rightarrow \frac{3C}{7C}$$

$$k\text{-stage}$$

$$n\text{-tasks}$$

$$1^{\text{st}} \rightarrow k \text{ cycles}$$

$$(n-1) \text{ tasks} \rightarrow (n-1) \text{ cycles}$$

$$\# \text{ cycles to execute : } \Rightarrow \underbrace{(k + n - 1)}_{\substack{\uparrow \\ \text{Stages}}} \text{ cycles}$$

Performance Analysis :-

- * Consider k -Segment Pipeline with a cycle time t_p used to execute the n tasks
- * The very first task in the Pipeline is executed in a non-overlapping order so, it takes k -cycles to complete. The remaining $(n-1)$ tasks are emerged from the pipe at the rate of 1 task / cycle. So $(n-1)$ cycles are required to complete the $(n-1)$ task. Therefore total time required to complete the n -tasks in a k -Segment Pipeline is :

$$ET_{\text{pipe}} = (k + n - 1) \text{ cycles}$$

$$= (k + n - 1) t_p$$

* Consider Non-Pipeline System, used to execute n -tasks in which each task takes t_w time to complete therefore total time required to complete the n -tasks in a Non-Pipeline system is :

$$E.T._{\text{nonpipeline}} = n \cdot t_w$$

* Performance gain of a Pipeline is :

$$S = \frac{\text{Performance pipe}}{\text{Performance Nonpipe}}$$

$$S = \frac{1}{\frac{E.T._{\text{pipe}}}{E.T._{\text{Nonpipe}}}}$$

$$S = \frac{E.T._{\text{Nonpipe}}}{E.T._{\text{pipe}}}$$

$$S = \frac{n \cdot t_w}{(k + n - 1) t_p} ; n \leftarrow \text{limited}$$

* when No. of tasks are increased then n becomes much larger than $(k-1)$ so $(k + n - 1)$ value will be approach to n .
In this condition :

$$S = \frac{n \cdot t_n}{n \cdot t_p}$$

$$S = \frac{t_n}{t_p} ; n \leftarrow \infty$$

t_n : one task E.T. nonpipeline

$$t_n = k \text{ cycles}$$

↘ # of Stages

$$\therefore t_n = k \cdot t_p$$

So $S_{max} = \frac{k \cdot t_p}{t_p}$

$$S_{max} = k ; \eta = 100\%$$

↘ efficiency.

* when the Pipeline Stages are perfectly balanced then one task execution time in the Non-Pipeline is also equal to a Number of Stages in the pipeline i.e.

$$t_n = k \text{ cycles} = k \cdot t_p$$

In this Condition :

$$S = \frac{t_n}{t_p} = \frac{k \cdot t_p}{t_p}$$

$$* S = k ; \eta = 100\%$$

↓
Stages in Pipeline [Pipeline depth].

* when the system is operating with 100% efficiency then maximum speedup possible i.e. also equal to pipeline depth.

$$100\% \eta \quad \frac{\text{---}}{\text{---}} \quad S_{max}$$

$$? \eta \quad \frac{\text{---}}{\text{---}} \quad S$$

$$\eta_{pipe} = \frac{S}{S_{max}} = \frac{S}{k}$$

$$\# \text{ of stage} * \text{efficiency} = \text{Speedup}$$

$$\text{throughput}_{pipe} = \frac{\# \text{ tasks Processed}}{\text{Total time taken to process the tasks}}$$

$$TP_{pipe} = \frac{n}{(k+n-1) t_p}$$

Types of Pipeline :-


1) Linear Pipeline :-

* This pipeline always contains the 'feed-forward connection', so inputs are injected into a pipeline with a latency of '1'. therefore Reservation table is not required to process the inputs so all the Linear pipelines are Synchronous pipelines.

2.) Non-Linear Pipeline :-

- * This Pipeline contain both forward and backward connections so Reservation table is used in the Pipeline to process the inputs.
- * In this pipeline Latency value will be varies, calculated based on the Reservation table.
- * All the Non-Linear pipelines are asynchronous pipelines.

Eg :




Reservation table :-

	1	2	3	4	5	6	7
S ₁	X						
S ₂		X		X			
S ₃			X		X		
S ₄						X	
S ₅							X

3.) Uniform Delay Pipeline Design :-

In this Pipeline all the stages are taking same amount of the time to complete the assigned operation.



a.) $\boxed{\text{Cycle time } (t_p) = \text{Stage delay}}$

b.) If Buffer delay is included then


$$\boxed{t_p = \text{Stage delay} + \text{Buffer delay}}$$

c.) If Skew time / Setup time overhead is included

then $\boxed{t_p = t_p + \text{overhead}}$

* Note :-

When the Pipeline stages are perfectly balanced (uniform delay) then one task execution time in the pipeline is equal to a one time execution time in the Non-Pipeline.



(a) one task E.T. in Pipeline :

$$\left\{ \begin{array}{l} k = 4 \\ n = 1 \\ t_p = 2n\Delta \end{array} \right\}$$

$$\begin{aligned} \text{E.T. pipe} &= (k+n-1) * t_p \\ &= (4+1-1) * 2n\Delta \\ &= \underline{\underline{8n\Delta}} \end{aligned}$$


(b) one task E.T. in Non-Pipeline :

$$\begin{aligned} t_n &= \Delta_1 + \Delta_2 + \Delta_3 + \Delta_4 \\ &= 2 + 2 + 2 + 2 \\ &= 8n\Delta \quad \{ = k t_p \} \end{aligned}$$

$$\left\{ \begin{array}{l} \rho = \frac{t_n}{t_p} ; \eta \leftarrow \infty \\ \rho = \frac{\Delta}{2} \\ \rho = 4 \quad \{ = k \} \\ \eta = \frac{4}{4} = \frac{\rho}{k} \\ \eta = 1 \quad (= 100\%) \end{array} \right\}$$

4.) Non-uniform Delay Pipeline Design :-

* In this Pipeline different stages consumes different amount of the time to complete the assigned operation.



a) $\boxed{\text{cycle time } (t_p) = \max(\text{Stage Delay})}$

b) If Buffer delay is included

then $\boxed{t_p \geq \max(\text{Stage Delay} + \text{Buffer Delay})}$

*
**

Note :- when the Pipeline stages are not perfectly balanced (Non-uniform delay) then one task Execution time in the Pipeline is:
always greater than one task execution time in the 'Non-pipeline.'

q.) one-task E.T. in Pipeline :

$$K = 4$$

$$n = 1$$

$$t_p = \max(2, 8, 6, 2)$$

$$= 8ns.$$

$$\begin{aligned}
 E.T. \text{ pipe} &= (k+n-1) t_p \\
 &= (4+1-1) * 8 \eta \Delta \\
 &= 32 \eta \Delta.
 \end{aligned}$$

b) one task E.T. in Non-pipeline (t_n)

$$\begin{aligned}
 t_n &= d_1 + d_2 + d_3 + d_4 \\
 &= 2 + 8 + 6 + 2 \\
 &= 18 \eta \Delta \quad \{ \neq k \cdot t_p \}
 \end{aligned}$$

$$\left\{ \begin{aligned}
 d &= \frac{t_n}{t_p} ; n \leftarrow \infty \\
 d &= \frac{18}{8} = 2.25 \quad (\neq k) \\
 \eta &= \frac{d}{k} = \frac{2.25}{4} \\
 \eta &= 56.25\% \quad (\neq 100\%)
 \end{aligned} \right.$$

* Note :-

Let t_1 is one task Execution time in Pipeline, t_2 is one task execution time in Non-pipeline. Relationship between the T_1 & T_2

$$\boxed{T_1 \geq T_2}$$

Que. 1 :- Consider An Instruction Pipeline which has Speedup factor 13 while operating with 70% efficiency. what could be the # of stages in the pipeline?

$$S = 13$$

$$\eta = 70\%$$

$$k = \frac{S}{\eta} = \frac{13}{0.7} = \lceil 18.57 \rceil \approx 19$$

$$k = ?$$

$$\boxed{k = 19}$$

$$\eta = \frac{S}{k}$$

$$\eta = \frac{S}{k}$$

* Que. 2 :- Consider 2 Pipelines A and B where Pipeline A is having 8 stages of uniform delay of 500 MHz clock (clk). Pipeline B is having 5 stages with a respective delays of 2ns, 4ns, 6ns, 3ns and 1ns. How much time is saved when the 100 tasks are pipelined using A. instead of B.

A Pipeline :-

$$k = 8$$

$$\text{delay} = \frac{500 \text{ MHz}}{1} = \frac{1}{500 \times 10^6} = \frac{10^6}{500} = \frac{1000}{500} \text{ ns}$$

$$= \frac{2 \text{ ns}}{(k+n-1) *}$$

$$= (8+99) = 107 * t_p$$

$$= 214 \text{ ns}$$

B Pipeline :-

$$k = 5 \quad n = 100$$

$$\text{Cycle time} = \max(2, 4, 6, 3, 1) = 6 \text{ ns}$$

$$\text{EFG B} = (k+n-1)t_p = (5+100-1)t_p$$

$$104 * 6 = 624 \text{ ns}$$

$$\begin{aligned} \text{Time saved} &= (ET_B - ET_A) \\ &= (624 - 214) \\ &= \underline{410 \text{ ns}} \end{aligned}$$

Ques:- Consider a 4 stage pipeline with a respective stage delay of (20, 40, 50 and 30) ns. what is the performance gain and efficiency of a pipeline?

$$\therefore \text{Cycle time} = \max(20, 40, 50, 30)$$

$$= 50 \text{ ns}$$

$$k = 4$$

$$E.T. \text{ pipeline} = (k + n - 1) \cdot t_p$$

$$\rightarrow n \text{ not given so } n = \infty \text{ (Let)}$$

$$\text{So } \rho = \frac{t_n}{t_p}; \quad n \leftarrow \infty$$

$$\rho = \frac{40 + 20 + 50 + 30}{50}$$

$$\rho = \frac{140}{50} = 2.8$$

$$\boxed{\rho = 2.8}$$

$$\text{Efficiency } (\eta) = \frac{\rho}{k} = \frac{2.8}{4} = \underline{70\%}$$

**
Que:- Consider 4-Stage Pipeline with 4 respective delays of 30 ns, 60 ns, 40 ns, & 20 ns. Interface Register used between the stages have a delay of 5 ns. what is the Performance gain of a pipeline when the very large number of tasks are executed.

Solⁿ:-

$$k = 4$$

$$t_p = \max(\cancel{30}, \cancel{60}, \cancel{40}, \cancel{20}) + 5$$

$$= \max(35, 65, 45, 25) = 65 \text{ ns}$$

"least Stage No Buffer"

$$n = \infty$$

So

$$S = \frac{tn}{t_p} = \frac{30 + 60 + 40 + 20}{65}$$

So Not adding

$$= \frac{150 \text{ ns}}{65 \text{ ns}} = 2.30$$

'5' Buffer delay

**
Note:- Buffer not required in Non-Pipeline design because Data dependency problem doesn't occur in the Non-Pipeline.

Que:- Consider a CPU with a clk cycle of 2 ns uses the 4th stage pipeline design. In this design different stages are taking different cycles to complete the assigned task i.e. S₁ take 2 cycle, S₂ take 1 cycle, S₃ takes 2 cycles and S₄ takes 4 cycles. In the Pipeline Design 1 cycle delay by

is used b/w the stages. How much time is required to execute the 100 tasks in the pipeline.

$$1 \text{ cycle} = 2 \text{ ns}$$

$$d_1 = 2 \text{ cycles} = 4 \text{ ns}$$

$$d_2 = 1 \text{ cycle} = 2 \text{ ns}$$

$$d_3 = 2 \text{ cycles} = 4 \text{ ns}$$

$$d_4 = 4 \text{ cycles} = 8 \text{ ns}$$

$$\text{Buffer delay} = 1 \text{ cycle} = 2 \text{ ns}$$

$$t_p = \max(6, 4, 6, 8) = 8 \text{ ns}$$

last stage so
No Buffer
Connected.

$$\begin{aligned} \text{E.T pipe} &= (k + n - 1) \times t_p = (4 + 99) \times 8 \text{ ns} \\ &= 103 \times 8 \text{ ns} \\ &= 824 \text{ ns} \end{aligned}$$

Que:- Consider 4 stage Pipeline with a respective stage delays of 2ns, 4ns, 8ns, 1ns. In the Pipeline enhancement process longer delay stage is further divided into two substages of equal delays. what is the clock frequency in the Enhanced pipeline.

$$4 \text{ ns} \Rightarrow 4 \times 10^{-9} \Rightarrow 250 \text{ MHz}$$

$$f = \frac{1}{4 \times 10^{-9}} \rightarrow$$

Solⁿ: $2ns, 4ns, 8ns, 1ns$

Old pipe = d_1, d_2, d_3, d_4
 $\downarrow \quad \downarrow \quad \downarrow \quad \downarrow$
 $2ns \quad 4ns \quad 8ns \quad 1ns$

New pipe = $2ns \quad 4ns \quad \begin{matrix} d_3 \\ \downarrow \downarrow \\ 4ns \quad 4ns \end{matrix} \quad \begin{matrix} d_4 \\ 1ns \end{matrix}$

$$\text{Cycle time} = t_p = \max(2, 4, 4, 4, 1) = 4ns$$

$$\text{frequency} = \frac{1}{4ns} = 250MHz$$

* Que:- Consider a Non Pipeline Processor with a clk cycle time of $4ns$ used to execute 200 instructions with some set of instructions are executed on a Pipelined Processor which contains 5 stages with a cycle time of $1.8ns$. what is the performance gain.

$$\begin{aligned} ET_{\text{pipe}} &= (k + n - 1) * t_p \\ &= (5 + 199) * 1.8 \\ &= 204 * 1.8 = 367.2ns \end{aligned}$$

$$ET_{\text{Non pipe}} = 200 * \underbrace{4ns}_{CPI} = 800ns * 8 = 6400ns$$

$$g = \frac{ET_{\text{Non pipe}}}{ET_{\text{pipe}}} = \frac{800 * 8}{367.2} = 17.4$$