


Ques:- A Hypothetical CU. supports 5 groups of mutually exclusive control signals described below :-

Group	G ₁	G ₂	G ₃	G ₄	G ₅
C.S.	1	10	20	30	40

How many bits are saved by using vertical over Horizontal Programming?



bits required when the groups are horizontal : $1 + 10 + 20 + 30 + 40 \Rightarrow 101$ bits


bits req. when the groups are vertical : $\log_2 1 + \log_2 10 + \log_2 20 + \log_2 30 + \log_2 40$

$$= 1 + 4 + 5 + 5 + 6$$

$$= 21 \text{ bits}$$

$$\# \text{ of bits saved} = 101 - 21 = 80 \text{ bits}$$

Que:- Control field of a micro-Instruction supports 2 groups of control signal, in which group 1 indicate None/1 of a 400 control signals and group 2 indicates atmost 8 signals from the Remaining micro-Instruction designed with a unconditional jump with a Target address of 5 Hexa decimal digits. what is the size of a micro-Instruction.



Instⁿ size: $9 + 8 + 20 = 37 \text{ bits}$


Que:- A CPU contain Instⁿ set size of 400. Each Instⁿ takes 10 cycles to complete.

Hardware contain 256 CS's. Implemented using Horizontal programming. A Instⁿ designed with Conditional jump coding. In the CPU 16 Flags are present and 32 Branch Conditions are used.

what is the size of CAR and COR Registers when 1-Address format is used to control the Branch logic.

$$\text{Inst}^n \text{ size} = \underline{400}$$

$$\text{Control signals} = \underline{256}$$



$$\# \text{ Inst}^n \text{ in CPU} = 400$$

$$\# \text{ cycles / Inst}^n = 10$$

$$\{ \# \text{ uop}^n / \text{Inst}^n \}$$

$$\therefore \text{Total \# u operations in the CPU} = 400 \times 10 = 4000 \text{ uop}^n$$



Programmed in Control mly

$$\therefore \text{CM size} = 4000 \text{ CW / u Inst}^n / \text{u op}^n$$

$$\text{So Addr. size} = \log_2 4000$$

$$= \log_2 2^{12} = \underline{12 \text{ bit (CAR)}}$$

(COR)

$$\text{HCW size} = 277 \text{ bits}$$

Que:- A Hypothetical Control unit uses the following control Expression to generate the X_{in} control signal.

$$X_{in} = T_1 + T_2(I_2 + I_3) + T_3 + T_4(I_1 + I_4)$$

During the execution of I_4 Instⁿ, in which micro-operation X_{in} signal is ~~disabling~~ ^{disabled} in the Base Hardware:

Ans:- In " T_2 ".

"Performance Analysis"

- * performance is an indirect measurement, depends on the execution time.
- * Amount of the time required to complete the program is called as execution time.

eg:



{ Task }

$$ET_x = 5ns$$



{ Task }

$$ET_y = 10ns$$

$$P \propto \frac{1}{ET}$$

Execution time means CPU time

$$i.e. \text{ CPU time} = \frac{\# \text{ Seconds}}{\text{Program}}$$

✱ ✱ ✱

* In the Program different Instructions takes different cycles to complete therefore Program execution time is calculated as :

i: Type of Instⁿ

$$S = \frac{\text{Performance X}}{\text{Performance Y}}$$

$$Q = \frac{\frac{1}{ET_x}}{\frac{1}{ET_y}}$$

$$\phi = \frac{ET_y}{ET_x}$$

$\boxed{\lambda = n} \rightarrow \text{Some constant}$

{ System "X" will run in time faster than system "Y". }

* In the Processor design different Quantative principle are present, used to improve the performance. One of the Principle states that improve the performance within a cost & price limit while making common case fast, called as Amdahl's Law.

* Amdahl's Law states that improve the performance by enhance the part of a system that is measured using the Speed up (S).



$$S_{\text{Overall}} = \frac{\text{Performance of A System with Enhance (New)}}{\text{Performance of A System without Enhance (Old)}}$$

$$S_{\text{Overall}} = \frac{\frac{1}{ET_{\text{New}}}}{\frac{1}{ET_{\text{Old}}}}$$

**

$$S_{\text{Overall}} = \frac{ET_{\text{Old}}}{ET_{\text{New}}} \quad \text{--- (1)}$$

eg:



* In the Enhancement Process,
only the Part of the
System is modified so
New System Contain 2 Portions:-

- ① unEnhanced Portion
- ② Enhanced Portion

therefore,

$$ET_{New} = E.T. \text{ of unenhanced Portion} + E.T. \text{ of Enhanced Portion}$$

— ②

* To calculate the ET_{New} , two Parameters are required :-

- (1) Fraction enhance (F)
- (2) Speed up enhance (S)

* "Fraction enhance" indicates that, how much part of the System is modified. i.e.

F: Enhanced Portion

(1-F): unenhanced Portion

* Speedup_{enhance} indicates that, How much performance is improved in the Enhanced part i.e.

$$S = \frac{\text{Performance of New 'F'}}{\text{Performance of old 'F'}}$$

$$S = \frac{\frac{1}{\text{ET of New 'F'}}}{\frac{1}{\text{ET of old 'F'}}}$$

$$S = \frac{\text{E.T. of old 'F'}}{\text{E.T. of New 'F'}}$$

$$\therefore \text{ET of New F} = \frac{\text{E.T. of old 'F'}}{S}$$

:- Substitute the Above values in equation - (2)

$$ET_{\text{New}} = \text{E.T. of old '1-F'} + \frac{\text{E.T. of old 'F'}}{S}$$

:- Substitute the Above value in equation - (1)

$$S_{\text{overall}} = \frac{\text{E.T. old}}{\text{E.T. of old '1-F'} + \frac{\text{E.T. of old 'F'}}{S}}$$

* To Cover the Complete System, Let us Consider the relative data i.e.

$$\boxed{\text{System} = 100\%}$$

$$\boxed{S_{\text{overall}} = \frac{100\%}{(100\% - F) + \frac{F}{S}}}$$

$$\boxed{S_{\text{overall}} = \frac{1}{(1-F) + \frac{F}{S}}} = \left[(1-F) + \frac{F}{S} \right]^{-1}$$

* when E.T. old = 1 then, E.T. New always < 1 therefore,

$$\therefore \boxed{S_{\text{overall}} \text{ always } > 1}$$


* when the system contain multiple enhancement then performance gain is calculated as:

$$\boxed{S_{\text{overall}} = \left[(1 - \sum F_i) + \sum \frac{F_i}{S_i} \right]^{-1}}$$

i : # of Enhancements.

Que:- consider a computer system used in the Scientific Application area, Application Program refers the Integer unit and Floating Point unit during the Execution. Floating point unit is Enhanced then it runs 2 times faster but in the Application Program only the 10% of the Instn are floating point. what is the performance gain?

Sol:-



$$\begin{aligned}
 S_{\text{overall}} &= \left[(1-F) + \frac{F}{S} \right]^{-1} \\
 &= \left[(1-0.1) + \frac{0.1}{2} \right]^{-1} \\
 &= \underline{1.05}
 \end{aligned}$$


* Note 2 - In the above Enhancement, Rare Component is modified in the system therefore there is no considerable performance gain. So corrective Enhancement is frequent case modification i.e. Enhance frequent case i.e. Integer

$$\begin{aligned}
 S_{\text{overall}} &= \left[(1-f) + \frac{f}{s} \right]^{-1} \\
 &= \left[(1-0.9) + \frac{0.9}{2} \right]^{-1} \\
 &= \underline{1.81}
 \end{aligned}$$

Que:- In a Memory design, Cache memory is 14 times faster than main-memory and it is referred by the CPU 80% of the time. How much performance is improved in the system by using the cache-memory.

Soln:-

$$s = 14 \quad \leftarrow \text{Speed up.}$$



$$\begin{aligned}
 S_{\text{overall}} &= \left[(1-0.8) + \frac{0.8}{14} \right]^{-1} \\
 &= \left[(0.2) + \frac{0.8}{14} \right]^{-1} \\
 &= \underline{3.89}
 \end{aligned}$$

Que:- Three Enhancements are proposed for a New Architecture with the following freedoms :

$$s_1 = 30$$

$$s_2 = 20$$

$$s_3 = 15.$$

Enhancement 1 & 2 each usable of 25% of the time. and Enhancement 3 will be used 45% of the time. then what is the Performance gain?

Soln:-

$$F_1 = 0.25,$$

$$F_2 = 0.25$$

$$F_3 = 0.45$$

$$\begin{aligned} S_{\text{overall}} &= \left[1 - (F_1 + F_2 + F_3) + \frac{F_1}{s_1} + \frac{F_2}{s_2} + \frac{F_3}{s_3} \right]^{-1} \\ &= \left[1 - (0.25 + 0.25 + 0.45) + \frac{0.25}{30} + \frac{0.25}{20} + \frac{0.45}{15} \right]^{-1} \\ &= \left[0.05 + \frac{0.25}{30} + \frac{0.25}{20} + \frac{0.45}{15} \right]^{-1} \\ &= \underline{9.95} \end{aligned}$$

Que:- Consider a computer system used in the application area to process the digital signals. In the system 40% computations are parallelized to reduce the execution time

that Portion of the System Speedup is 4.

What is the performance gain in the system?

Solⁿ:-

$$F = 40\%$$

$$S = 4$$

$$S_{\text{overall}} = \left[(1-F) + \frac{F}{S} \right]^{-1}$$

$$= \underline{1.42}$$

Que:- Consider 4.2 ns clock cycle processor, consumes 8 cycles for Load and Store Instructions, 6 cycles for ALU Instⁿ, 3 cycles for Branch Instⁿ. Relative frequencies of these Instructions are 30%, 50%, and 20% respectively.

a) What is the Performance (in MIPS)

↓
million Instⁿ/sec.

b) If the CPU is enhanced to make the Average CPI as 1, in this Process clock cycle time is increased upto 40% then what is the Performance gain.

8 cycles for Load & Store

6 cycles for ALU

3 cycles for Branch.

$$\begin{aligned} \text{CPU time} &= (0.3 * 8) + (0.5) * 6 + (0.2) * 3 \\ &= 2.4 + 3.0 + 0.6 \end{aligned}$$

$$\begin{aligned} \text{Avg Instn ET} &= \sum (IC_i * CPI_i) * \text{cycle time} \\ &= (6.0) * 4.2 \text{ ns} \\ &= 25.2 \text{ ns} \end{aligned}$$

$$1 \text{ Instn} \longrightarrow 25.2 \text{ ns}$$

$$\begin{aligned} \# \text{ Instn in } 1 \text{ sec.} &\longrightarrow \frac{1}{25.2 \text{ ns}} = \frac{1}{25.2 \times 10^{-9}} \text{ instn/sec} \\ &= \frac{1000 * 10^6}{25.2} \\ &= 0.03968 * 10^9 \\ &= 39.68 * 10^6 = 39.68 \text{ MIPS} \end{aligned}$$

b.)

$$\begin{aligned} ET_{\text{New CPU}} &= \sum (IC_i * CPI_i) * \text{cycle time} \\ &= [(0.3 * 1) + (0.5 * 1) + (0.2 * 1)] * 4.2 \text{ ns} \\ &\quad + [40\% * 4.2 \text{ ns}] \\ &= 5.88 \text{ ns} \end{aligned}$$

$$\text{Speedup} = \frac{ET_{\text{old}}}{ET_{\text{New}}} = \frac{25.2 \text{ ns}}{5.88 \text{ ns}} = 4.285$$

Date
18/08/2017


"High Performanced CPU Design" :-

- * High Performanced CPU exploits the Concurrency.
 - * Concurrency means two or more instructions execution at a time.
 - * According to a Flynn's Classification, Computer Architecture is divided into 4 types :
- 1) SISD { Single Instruction Stream & Single data Stream }
 - 2) SIMD { Single Instrⁿ Stream and multiple data stream }
 - 3) MISD { multiple Instrⁿ Stream and single data Stream }
 - 4) MIMD { multiple Instrⁿ Stream and multiple data stream }

Short forms :-

CPU = { CU : Control unit IS : Instrⁿ Stream
 PU : Processing unit (ALU) DS : Data Stream.
 MU : memory unit


SISD :-



Implemented as a uni-processor
System.

eg: - 8085 up
8086 up


SIMD :-



Implemented as an Array Processor System


eg:- Staran Processor
PEPE Processor

MIMD :-



:- It contains multiprocessors, but only one processor is in the u.p.c. It is not yet implemented.

MIMD :-




:- Implemented as a ~~unit~~ multi-processors

System.

eg:-

Cray
Cyber

Processors
Processors.



* Successful characteristic of a Pipeline is, In Every New cycle, New input must be inserted to pipeline therefore $CPI = 1$

Design :-

→ Pipeline has two ends :-

- i) Input End
- ii) Output End.

* Between these ends multiple pipes are inter-connected to satisfy the objective of a Pipeline. Each Pipe in the Pipeline is called as "Stage" or "Segment."

- 2.) Interface Register is used between the stages to hold the intermediate output. It is also name as buffer or latch or pipeline Register.
- 3.) In the Pipeline design, all the stages along with a Interface Register is controlled by the "common clock" so clock adjustment