

module - 2

Computer Components

Components :-

Computer system contains three fundamental components named as:
CPU, memory, I/O.

CPU organization :-

CPU contain, 3 internal components used to process the instructions name as:


1. Registers
2. ALU
3. Control unit.

Registers :-

Register is a internal storage component in the CPU therefore CPU contain a set of ~~general purpose~~ ^{mandatory} Registers. they are:

- 1) PC : (Program counter) Holds the instruction Address (opcode address)
- 2) IR : Holds the currently fetched opcode, to decode
- 3) ACC : Holds the ALU input and ALU o/p.

- 4.) TR : Holds the ALU 2nd operand.
- 5.) MAR : Holds the m/y Address, connected to a Address lines of the System bus
- 6.) MBR : Holds the m/y content.
(m/y Buffer Reg.)
(or)
(MDR) Connected to the data lines of the System Bus.
- 7.) SP : Holds the Top of the stack address
(Stack Pointer)
- 8.) FLAG Reg : Holds the Status of an Instr.
- 9.) GPR : Holds the Data.
(General Purpose Reg.)



* MBR contain 4 control signals.

"Micro operation":-

Date: 17/08/2017

- * Micro-operation is a primitive operation in the base hardware.
- * Register to Register transfer operation is a one kind of micro-operation.
- * Micro-operation on average takes 1 cycle to complete.
- * When the micro-operation contain any reference then it takes a 'more than one cycle' to complete.
- * Micro-Instruction may contain one or more micro-operations. All the micro-operations are executed in parallel during the execution of a micro-instruction therefore micro-instruction all takes one cycle to complete so it is logically equal to micro-operation.
- * Control Signals are required to execute the micro-operation in the Base Hardware.


machine Instn:

mov r_0, r_1

Register Transfer
Language (RTL)

$r_0 \leftarrow r_1$

H/w
design



μ opⁿ
list

$T_1: r_1 \text{ out}, r_0 \text{ in}$
Control Signals

μ Program

machine Instn:

mul $r_0, @2000$

$r_0 \leftarrow r_0 * m[[2000]]$

H/w design

μ opⁿ
list

μ program

Control Signals

Add $r_0, [2000]$

$r_0 \leftarrow r_0 + m[2000]$

H/w design

μ operation
list


μ Program

Control
Signals


2.) operand Fetch :-

operand fetch using Direct addressing mode.

4-Program ip :-




eg: Load [2000]
↓
Acc ← m[2000]



4-Program :-


T₁: IR [Addr.] → MAR; IR Addr_{out}, MAR_{in}
T₂: M [MAR] → MBR; MAR_{out}, MBR_{SBin} } System Bus
T₃: MBR → ACC; MBR_{out}, ACC_{in}

operand fetch using 'Indirect mode' 4-Program



eg: Load @ 2000
↓
Acc ← m[[2000]]

H/w
Design



U-Program :-

T₁ : IR [Addr.] → MAR

T₂ : M [MAR] → MBR

T₃ : MBR → MAR


T₄ : M [MAR] → MBR

T₅ : MBR → ACC

④ Operand store using, Direct Addressing mode

U-Program is :


Instⁿ :



eg: Store [2000]

M [2000] ← ACC.

H/w :
Design



U-Program:


$T_1 : ACC \rightarrow MBR ; ACC_{out}, MBR_{in}$

$T_2 : IR[Addr.] \rightarrow MAR ; IR_{Addr}_{out}, MAR_{in}$


$T_3 : MBR \rightarrow \underbrace{M[MAR]}_{mly} ; MBR_{SB}_{out}, MAR_{out}$

Interrupt subprogram Initialization :-

U-Program is :



H/w :
Design



4-Program :-

$T_1: PC \rightarrow MBR$

$T_2: SP \rightarrow MAR$

$T_3: MBR \rightarrow M[MAR] \}$ System Bus

$\underbrace{\text{Vector Addr.}} \rightarrow PC \}$ Local Bus

Gate-2013

Que:- Consider the following micro-Program :-

$T_1: PC \rightarrow MBR$

$T_2: (X) \rightarrow MAR$

$T_3: MBR \rightarrow m/y$

$(Y) \rightarrow PC$

which one of the following operation is satisfied by the above micro-Program:

a) ~~IF~~ IF b) OF

c) Conditional jump d) Interrupt Sub Program Initialization

$T_2: \underbrace{SP} \rightarrow MAR$

$T_3: MBR \rightarrow m/y$

$\underbrace{\text{Vector Addr.}} \rightarrow PC \}$ Local Bus

"Control unit Design" :-

- * Control unit design, Brain of the CPU.
- * Pre-Requirements of a control unit Design is :-

- (a) How many control lines in the Base H/w.
- (b) How many machine - Instⁿ are implemented in the Base Hardware.
- (c) How many micro-operations are required for each machine Instⁿ.
- (d) What are the control signals required for each micro-operation, for each ^{machine} instruction.

After finalize the above requirements, Control unit is implemented by using the following approaches:-

- 1.) Hardwired approach.
- 2.) Micro-programmed Approach.

"Hardwired Control unit Design" :-

- * In this design Control signal is expressed in a form of Product (SOP) format.
- * SOP Expression is directly realized by the Independent Hardware called as "Hardwired Control unit."

- * It is fastest control unit.
- * It is used in the Real-time Applications.
- * Even a Minor Modification requires Re-design and Re-connection of a control signals hence it is not flexible.
- * It is not suitable in the Design and Testing Places.
- * RISC control unit is a Hard-wired control unit.

Sample CU :-

- ① # CS's in the $\{ S_0, S_1, S_2, S_3 \}$
H/W
- ② # Instⁿ in the $\{ I_1, I_2, I_3 \}$
CPU
Add mul Div
- ③ # u opⁿ / Instⁿ : $\{ T_1, T_2, T_3, T_4 \}$

④

u op ⁿ / Inst ⁿ	I_1	I_2	I_3
T_1	S_0, S_1, S_2	S_0, S_3, S_1	S_2, S_1
T_2	S_0, S_3	S_2, S_3	S_3, S_1
T_3	S_0, S_2	S_1, S_2	S_2, S_3, S_0
T_4	S_0, S_1	S_1, S_3	S_0, S_3

:- Hard-wired CU :-

[CS: SOP format]

$$S_0 : T_1(I_1 + I_2) + T_2 I_1 + T_3(I_1 + I_3) + T_4(I_1 + I_3)$$

$$S_1 : \underbrace{T_1(I_1 + I_2 + I_3)}_{T_1} + T_2 I_3 + T_3 I_2 + T_4(I_1 + I_2)$$


$$S_2 : T_1(I_1 + I_3) + T_2 I_2 + T_3$$

$$S_3 : T_1 I_2 + T_2 + T_3 I_3 + T_4(I_2 + I_3)$$

GYAN PHOTOSTATE MOB: 8588058174


"Micro-Programmed Control unit" :-

- * In this design control memory is programmed with a micro-program.
- * Control memory is a permanent memory i.e. ROM
- * In this design micro-sequences unit is present, used to generate the micro-instruction address in a sequence.
- * Control memory associated with a CAR and COR. registers used to hold the control mpy address and control mpy content respectively.
- * In the control memory, micro-instruction is stored in following format :-



Eg:

I_1^c




Execution:-


μ -sequences

unit

T_1 :



T_2 :



T_3 :




$\Rightarrow$ Horizontal Programming:-

① # CS's in the H/w: $\{S_0, S_1, S_2, S_3\}$

② Decoded form of a CS i.e. 1 bit/CS

1 bit $\rightarrow$ 0: Disable
1: Enable




③ μ Inptn Design:

① $T_1: \{S_0, S_1, S_2\}$

$T_2: \{S_0, S_3\}$


$T_3: \{S_0, S_2\}$

$T_4: \{S_0, S_1\}$



④ Operational State :-

(I) Read 'T_i' from the ROM




⇒ Vertical :-
Programming

① # CS's in the H/w : { S₀, S₁, S₂, S₃ }

② Encoded form of : { $\log_2 4 = 2 \text{ bit / CS}$ }
a 'CS' i.e. $\log_2 N \text{ bit}$ [function code (FC)]


FC	CS
00	S ₀
01	S ₁
10	S ₂
11	S ₃

Control field




③ u Instⁿ Design :


① $T_1 : \{s_0, s_1, s_2\}$




$T_2 : \{s_0, s_3\}$



$T_3 : \{s_0, s_2\}$




$T_4 : \{s_0, s_1\}$




⇒ ROM

④ operational state :-



① Read ' T_i ' from the ROM



Selection
logic



1901, 00



Horizontal vs Vertical :-

- * In this Design control signal is expressed in a Decoded binary format i.e. 1 bit / c.s.
 - * It supports longer control word with a fixed control field.
 - * No Need of a External Decoders to generate the control signal, so it is faster than vertical.
 - * It allows high degree of Parallelism i.e. None or more than 1.
 - * It is bit flexible compared with Hard-wired control unit.
 - * This concept is not in practice because managing the decoding signals becomes very complex in the Hardware.
- * In this Design, Control signal is expressed in a Encoded Binary format. i.e. $\log_2 N$ bit format.
 - * It supports shorter control field.
 - * Need of a External Decoders - to generate the control signals so, it is slower than Horizontal.
 - * It allows low degree of parallelism i.e. None/1 .. (None or 1).
 - * It allows easy implementation of new instructions so it is more flexible.
 - * It is used in the CISC computers. So Default micro-programmed control unit is vertical.

* Note :- 'Ascending order' of a control unit design :-

a) In terms of speed :

vertical < Horizontal < Hard-wired

b) In terms of flexibility :

Hard-wired < Horizontal < vertical.

Que :- Consider a Hypothetical control unit which supports 32k control word mly. Hardware contain 64 control signals and 8 flags. what is the size of a control word in bits and control memory in bytes using

a) Horizontal programming.

b) vertical programming.

Soln :-

Horizontal :-

• # cs's in the H/w : 64

• Decoded form of a 'cs' : 64 bits
i.e. 1 bit/cs

• 4 Instrn Design [Default with 1 'cs']

BC	flag	CF	cm Addr.
----	------	----	----------

— $\log_2 8 = 3 \text{ bit}$ 64 bit $\log_2 32k = 15 \text{ bit}$

* HCW size = 32 bits

* Horizontal control
m/y size = 32K ~~kw~~ cw

$$\downarrow$$

$$32K * cw$$



$$32K * 32 \text{ bits}$$




$$\left(\frac{32K \times 32 \text{ bits}}{8} \right) \text{ Bytes}$$

vertical :-

CS's in the H/w = 64

Encoded form of a CS. = $\log_2 64$
= 6 bit/cS. [FC]

* Input Design [Default with 1 CS]



* VCW size = 24 bits

* VCM size = 32 kw
 $\downarrow$

$$32 * cw = 32K * 24 \text{ bits} = \left[\frac{32K \times 24}{8} \right] \text{ Bytes}$$

Que:- A Micro-Programmed Control unit supports 400 Control signals. Micro Instⁿ is designed in such a way that 4 signals are active what is the size of a control field in the micro-instⁿ.

Solⁿ:-

Micro-Programmed Control unit

By default = { vertical }

400 CS' so :- $\log_2 400 = 9 \text{ bits required}$

4 signals are active

so :- 4 PC (funcⁿ code) needed.

= $9 \times 4 = 36 \text{ bits}$ in the control field (CF).

Que:- Consider a CPU which supports 600 Control lines, uses the Horizontal micro-Programmed control unit to design the signals.

Micro-Instruction is designed with 40 signals what is the size of a control field in the micro-instⁿ.

Horizontal micro Programmed CU

Decoded form of CS's = 1 bit/CS

so 600 bits

BC	FLD	CF	CM Add
----	-----	----	--------