

⇒ Error Control policies of U.L.L :-

↳ "Error Correction policies" :-

"Hamming Code" :-

Data + Parity bits = Code word.

Let Data = 10011010 → 8 bits

$$\therefore 2^r \geq m + r + 1 \quad \left[\begin{array}{l} m = \text{message bits} \\ r = \text{Parity bits} \end{array} \right]$$

$$r = 3$$

$$2^3 \geq 8 + 3 + 1$$

$$8 \geq 12 \quad \times$$

$$r = 4$$

$$2^4 \geq 8 + 4 + 1$$

$$16 \geq 13 \quad \checkmark$$

$$r = 4 \quad \checkmark$$

∴ Parity bits will be required

* ∴ Parity bits should be placed in power of 2 positions!

1	2	3	4	5	6	7	8	9	10	11	12
P ₁	P ₂	1	P ₄	0	0	1	P ₈	1	0	1	0
		↑		↑	↑	↑					

message bits

P₁ : 1, 3, 5, 7, 9, 11 → get values

↳

1 difference

$$\underline{0 \quad 1 \quad 0 \quad 1 \quad 1 \quad 1}$$

$$P_1 = 0$$

No of Parity bits will be even.

P₂ : 2, 3, 6, 7, 10, 11

$$\underline{1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1}$$

$$P_2 = 1$$

No of Parity bits should be even

14
1 0 0 1 0

$P_4 = 1$

P_8 : - 8, 9, 10, 11, 12

0 1 0 1 0

$P_8 = 0$

Data = 100 110 10

↓
 Sender (0, 1, 1, 0) → Noise → [0110 | 0110 | 0110] ← reliable copy of Parity bits

Sender Codeword = 0 1 1 1 0 0 1 0 1 0 1 0
 $\uparrow \quad \uparrow \quad \uparrow \quad \uparrow \quad \uparrow$
 $P_1 \quad P_2 \quad P_4 \quad P_8 \quad$ [substitution of Parity bits values]

Codeword = Data + Parity bits = 8 + 4 = 12 bits

Noise (0, 1, 1, 0) ← Parity bits copy
 → Receiver

Received Codeword = 1 2 3 4 5 6 7 8 9 10 11 12
 0 1 1 1 0 0 1 0 1 1 1 0

= $P_1 P_2 P_4 0 0 1 P_8 1 1 1 0$

($\underline{P_1 = 0}, \underline{P_2 = 1}, \underline{P_4 = 1}, \underline{P_8 = 0}$)

Receiver Codeword = 1 2 3 4 5 6 7 8 9 10 11 12
 $P_1 P_2 1 P_4 0 0 1 P_8 1 1 1 0$
 $\uparrow \quad \uparrow \quad \uparrow \quad \uparrow \quad \uparrow$
 $P_1 P_2 P_4 P_8$ error

Received Positions in Received Codeword,

P_1 : 1, 3, 5, 7, 9, 11
0 1 0 1 1 1

$P_1 = 0$ calculated ✓ received $P_1 = 0$

P_2 : 2, 3, 6, 7, 10, 11
0 1 0 1 1 1

should be even No of 1's so ($\underline{P_2 = 0}$) ✗ received $P_2 = 1$

P_4 : 4, 5, 6, 7, 12
1 0 0 1 0

$P_4 = 1$ ✓

$$r_8 = 8, 9, 10, 11, 12$$

$$= \underline{1} \ 1 \ 1 \ 0$$

$$P_8 = 1 \quad \infty \text{ received}$$

$$P_8 = 0$$


$\therefore$ the bit is modified $\Rightarrow$ By P_2 & P_8 $\therefore 2+8$
 $= 10^{th}$ bit error

Drawback $\therefore$ Hamming Code will correct only single bit errors.

* If parity bits are modified, receiver will be knowing immediately by comparing it reliable copy.


Error Detection policies $\therefore$

① Parity Scheme $\therefore$



Code word $\neq$ Data + Parity bits

* Codewords which are generated from a circuit are known as valid codewords and remaining all are invalid codewords.



* A valid Codeword is converted into an invalid Codeword by noise then errors can be detected.

* A valid Codeword is converted into another valid Codeword then errors cannot be detected.

Hamming distance :- The Number of bits, the Codewords differ from each other is the hamming distance.

* To detect "d" errors, the minimum hamming distance is $d+1$

* To detect "1" error, the minimum hamming distance is 2

*** To correct d errors
min. hamming distance
 $= 2d+1$

2 { 000 } 2
011 } 2
101 } 2
110 } 2 } Hamming distance = 2

Drawback:-

* Note :- The Parity Scheme Can 'detect only odd no of errors.'

:- the ~~odd~~ Even No of errors (2, 4, 6, ...) can't be detected by Parity scheme.

hence, using even parity we can apply in LAN Network for detecting the errors.

(1)

Sender	Receiver
00000 000	0000 0000
0000 1111	0000 1111
1111 0000	1111 0000
1111 1111	1111 1111

min. hamming distance = 4

$$d+1=4$$

$$d=3$$

∴ only 3 bit error can be detected.

Check Sum :-

Data + checksum bits = Codeword

Sender

11	52	65	70
Data		checksum	
11		99	
52		-29	
65		70	
128			
+1			
29			

Sender's checksum

noise

Data bits are modified

Received checksum = 70

11	59	63	70
Data		checksum	
11		99	
59		-34	
63		65	
133			
+1			
34			

Calculated checksum at receiver

checksum 65 ≠ 70

Both are not same

60 errors can be detected.

115 265 70

checksum bits are modified.

115 265 05 ← Received checksum

Calculated checksum:-

11	99
52	-29
65	
128	
+1	
29	

9's complement

Both checksum are not equal, so data will not be accepted.

115 265 70 → {noise} → 115 067 70 ← Received checksum

Case (iii)

Vertical bit errors

11	99
50	-29
67	
128	
+1	
29	

Calculated checksum: 70


error not detected

Drawback :-

★ If Noise modifies the data in such a manner, the vertically placed bits cancel each other then the calculated checksum will be equal to that of received checksum then such errors can't be detected, those errors are known as vertical bit errors.

CRC (Cyclic Redundancy Check) :-

Data = 1101



CRC (Cyclic redundancy check)

CRC generator = 1010

CRC generator polynomial = 1010
= $x^3 + x$

Sender :-

1010) 1101000 (1110

1010

1110

1010

1000

1010

0100

0000

100

padding bits = generator bits - 1
 $4 - 1 = 3$

No of remainder bits = padding bits
 $= 3$

Receiver :-

1010) 1101111 (1110

1010

1111

1010

1011

1010

0011

0000

011

← syndrome $\neq 0$ i.e. errors

Note :-

A good generator can detect all types of errors in CRC.

CRC 'KWER' 0-

* CRC generator should not contain 'x'.

Data $\Rightarrow 1101$

$$\text{CRC generator} = x = 1 \cdot x^1 + 0 \cdot x^0 \\ = \underline{10}$$

$$\begin{array}{r} 10 \overline{) 11010} \quad (1101) \\ \underline{10} \\ 10 \\ \underline{10} \\ 00 \\ \underline{10} \\ 10 \\ \underline{00} \\ 00 \end{array}$$

Padding bit

Sender Codeword: 11010

$$\begin{array}{r} \text{Noise} \downarrow \quad \text{error} \downarrow \\ 10010 \end{array}$$

Received Codeword

$$\begin{array}{r} 10 \overline{) 10010} \quad (1001) \\ \underline{10} \\ 00 \\ \underline{00} \\ 00 \\ \underline{10} \\ 00 \end{array}$$

Syndrome

no errors
no errors
no errors
 $\rightarrow$ bad generator

imp.

* $x+1$ is a generator it can detect odd no of errors.

Data = 1101

$$\text{CRC generator} = x+1 = 1 \cdot x^1 + 1 \cdot x^0 \\ = \underline{11}$$

$$\begin{array}{r} 11 \overline{) 11010} \quad (1001) \\ \underline{11} \\ 00 \\ \underline{00} \\ 01 \\ \underline{00} \\ 10 \\ \underline{11} \\ 1 \end{array}$$

Sender Codeword

11011

Noise case (i)
1 bit error

Receiver codeword
11010

$$\begin{array}{r} 11 \overline{) 11010} \quad (1001) \\ \underline{11} \\ 00 \\ \underline{00} \\ 01 \\ \underline{00} \\ 10 \\ \underline{11} \\ 1 \end{array}$$

$\rightarrow$ error

* CRC-32 is used for detecting all types of errors in the LAN Network.

11011 $\xrightarrow{\text{Noise}} 11000$
 2 bit error
 $\rightarrow$ can't detect

11011 $\xrightarrow{\text{Noise}} 111000$
 3 bit error
 $\rightarrow$ detected

$$\begin{array}{r} 11) 11000 \text{ (1000)} \\ \underline{11} \\ 00 \\ \underline{00} \\ 00 \\ \underline{00} \\ 00 \end{array} \leftarrow \text{syndrome}$$

i.e. No error

$$\begin{array}{r} 11) 111000 \text{ (1011)} \\ \underline{11} \\ 11 \\ \underline{11} \\ 10 \\ \underline{00} \\ 01 \\ \underline{01} \\ 00 \end{array} \leftarrow \text{syndrome}$$

error detected

"Framing"

* The efficiency of any error detection scheme decreases as the length of data increases.

* Dividing the large amount of data into small parts, so that errors can be detected easily, by the error detection policies is known as framing?

$$\frac{S}{1000} \rightarrow \frac{R}{1001} \leftarrow 1 \text{ bit modified}$$

$$4C \Rightarrow \begin{array}{c} 0001 \\ 1101 \\ 1011 \\ 1000 \end{array}$$

$$1000 \rightarrow 1011 \leftarrow 2 \text{ bit modified}$$




4C = 6

9999 — — — — 9999 $C_2 \Rightarrow$ large
 2 bit modified

* Character Count

N.L. :- 81405762315

S'DLL



* In character count technique, Count value indicates the size of the frame.

* If Noise modifies the data CRC can protect the data.

* But if Noise modifies the count value both sender and receiver are out of synchronization.

* Character stuffing

N.L. $\Rightarrow$ AZ

S'DLL :- FLAG AZ FLAG

N.L. $\rightarrow$ AZ

R'DLL: FLAG AZ FLAG

FLAG $\rightarrow$
 01111110

N.L. A FLAG B (Data)

S'DLL :- FLAG A FLAG B FLAG

N.L. $\rightarrow$ A

R'DLL: FLAG A FLAG B FLAG

S'DLL :- FLAG A (ESC) FLAG B FLAG

N.L. $\rightarrow$ A FLAG B

R'DLL :- FLAG A (ESC) FLAG B FLAG

after character stuffing.

N.L. :- A ESC FLAG

D.L.L. :- FLAG K ESC ESC ESC FLAG P FLAG

↑ ↑
character stuffing

Drawback :- for every FLAG one ESC should be added so overhead size increases,

* Bit Stuffing

N.L. :- A FLAG B

A ⇒ 65
01000001
B ⇒ 66
01000010
FLAG ⇒ 01111110

S'DLL :- FLAG A ESC FLAG B FLAG

01111110 01000001 01111110 01000010 01111110

↑ ↑ ↑
stuffed data bit stuffed data bit stuffed data bit

* :- after 5, 1's will be stuffed. to understand flag. to identify flag in data.

(2) FLAG = 01111110
Data at N.L. = 01111110111110

Data at DLL after :- 01111110101111100

↑ ↑
stuffed bit stuffed bit

(3) N.L. = 01111110111110

FLAG = 01111110 ← after 4, 1's 0 will be stuffed to identify flag.

Data at DLL after bit stuffing :-

01111110101111100

↑ ↑
stuffed bit stuffed bit

FLAG = 1000001 ← stuff 1 after 4 zeros

Data at
 011 after : 10000101 000011
 Bit stuffing → stuffed bits

Dated :- 13/06/2017

① → ②

- Serial Transfer
 → (i) Synchronous serial Transmission
 → (ii) Asynchronous serial transmission

- (i) "Synchronous Serial Transfer"
 (1) In Synchronous serial transmissions, If three 8 bit sync characters are included in 30 eight bit information characters: the Bandwidth of the channel is 1200 bps. then what is the data rate of receiver :?

3 × 8 ← 3 8 bit sync char → 24 sync bits
 included → 30 eight bit information char ⇒ 30 × 8 = 240 bits

$$\frac{24 \times 1200}{240}$$

← 1200 bits

Bandwidth = 1200 bits/sec

⇒ 120 sync bits

data rate
 at receiver

$$= 1200 - 120 \text{ bits/sec.}$$

$$= 1080 \text{ bits/sec.} = \frac{1080}{8} \text{ char/sec.}$$

sync bits are not received by receiver, these are for data & = 135 char/sec

* In Synchronous serial transmission sync bits are added for group of characters

* Sync bits are only to alert the receiver that the data is coming.

(ii) "Asynchronous Serial transfer" :-

(2) In Asynchronous serial transmission, 1 start bit, 2 parity bits + 1 char, 1 stop bit are added for a character. Bandwidth of the channel is 1200 bits/sec then what is the data rate of receiver

:- 1 start bit + 2 parity bits + 1 char + 1 stop bit
 $\xrightarrow{\text{bits}} = 1 \text{ char}$


:- Bandwidth = 1200 bits/sec

i.e. data rate at receiver = $\frac{1200 \text{ bits}}{(1+8+2+1)} \text{ char/sec}$
 $= \frac{1200}{11} \text{ char/sec}$

Notes:-

* In Asynchronous serial transmission, Extra bits are added for every character

* These Extra bits are treated as part of data.







Encoding:-

Manchester

Encoding:-



1 $\rightarrow$ High to Low, 0 $\rightarrow$ low to high


Note:- The advantage of Manchester encoding is :-

- * 1) To provide synchronization.
- * 2) Eliminating the high D.C. (Direct current) component.

Differential Manchester encoding:-

1 $\Rightarrow$ transition (change)

0 $\Rightarrow$ no change (transition)



The advantage of differential Manchester encoding:-

- 1) To provide synchronization
- 2) eliminating the High D.C. component.