

(C) Hexadecimal (Add, Subtraction) :-

(D)

Addition :-

$$1+1 = 2$$

$$1+9 = A$$

$$A+A = (20)_{10} = (14)_B$$

$$1+B = C$$

Q: (i)
$$\begin{array}{r} 5689 \\ 4574 \\ \hline 9BFD \end{array}$$

(ii)
$$\begin{array}{r} \text{ADD} \\ \text{DAD} \\ \hline 1880A \end{array}$$

$$\begin{array}{r} 1025 \\ 11-10 \\ \hline 13 \\ \times 122 \\ \hline 11 \end{array}$$

Q: Subtract :-

Sol: (i)
$$\begin{array}{r} 974B \\ 587C \\ \hline 3ECF \end{array}$$

(ii)
$$\begin{array}{r} 9654 \\ - 5321 \\ \hline 4333 \end{array}$$

Q:

Sol:

Q:

Sol:

Q:

Sol:

(D) Complements :-

$$r = \begin{matrix} \rightarrow (r-1)'s & \text{complement} \\ \rightarrow r's & \text{complement} \end{matrix}$$

Binary $\begin{matrix} \rightarrow 1's \\ \rightarrow 2's \end{matrix}$

Octa $\begin{matrix} \rightarrow 7's \\ \rightarrow 8's \end{matrix}$

Decimal $\begin{matrix} \rightarrow 9's \\ \rightarrow 10's \end{matrix}$

Hexa $\begin{matrix} \rightarrow F's \\ \rightarrow 16's \end{matrix}$

$(r-1)'s$ complement :-

$\Rightarrow$ Subtract from max. no. to the given no.

e.g. comp of $(1010)_2$

$$= \begin{array}{r} 1111 \\ - 1010 \\ \hline 0101 \end{array}$$

To determine $(r-1)'s$ complement, subtract given no. from max. no. possible in the given base. (max. no. $(r^n - 1)$.)

e.g. 1's complement of 101101 is,

$$\text{Sol.} \begin{array}{r} 111111 \\ - 101101 \\ \hline 010010 \end{array}$$

Q:- determine 7's complement of octal no. 5674.

$$\text{Sol.} \begin{array}{r} 7777 \\ - 5674 \\ \hline 2103 \end{array}$$

Q:- Determine 9's complement of decimal 2679.

$$\text{Sol.} \begin{array}{r} 9999 \\ - 2679 \\ \hline 7320 \end{array}$$

Q:- Det. F's comp. of Hexa. 2689.

$$\text{Sol.} \begin{array}{r} FFFF \\ - 2689 \\ \hline 0976 \end{array}$$

Q. r's complement :-

To determine r's complement first write (r-1)'s complement then add 1 at LSB. (at right most)

Q. Det. 2's complement of 10100.

Sol.

$$\begin{array}{r} 1111 \\ - 10100 \\ \hline 01011 \\ + 1 \\ \hline 01100 \end{array} \text{ Ans.}$$

Q. Determine 2's complement of 10110.11

Sol.

$$\begin{array}{r} 1's \text{ complement} = 01001.00 \\ + 1 \\ \hline 01001.01 \end{array} \text{ Ans.}$$

Q. Determine 8's complement of octal 2670.

Sol.

$$\begin{array}{r} 7's \text{ comp.} \\ 7777 \\ - 2670 \\ \hline 5107 \\ + 1 \\ \hline 5110 \end{array}$$

Q. Determine 10's complement of decimal 5690.

Sol.

$$\begin{array}{r} 9's \\ 9999 \\ - 5690 \\ \hline 4309 \\ + 1 \\ \hline 4310 \end{array}$$

Q. Determine 16's complement of hexadecimal 5289.

Sol.

$$\begin{array}{r} 15's = F's \\ FF FF \\ - 5289 \\ \hline AD76 \\ + 1 \\ \hline AD77 \end{array}$$

CODES :-

1. BCD code :-

⇒ Binary coded decimal

⇒ weighted code.

⇒ 4 bit code.

⇒ 8421 code.

⇒ Each decimal digit is represented with 4 bit

Decimal	BCD	Excess-3 code
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

1010

1011

1100

1101

1110

1111

invalid BCD code or don't care.


⇒ During Arithmetic operation if invalid BCD present then add 0110 to get correct result.

Problem:- A combinational cnt is applied with 4 bit BCD code which is represented as $D_3 D_2 D_1 D_0$, o/p is Y, $Y=1$ then I/P BCD is divisible by 3. then logical expression for Y is.

classmate

PAGE

Sol. $\left. \begin{array}{l} 0000 - 0 \\ 0011 - 3 \\ 0110 - 6 \\ 1001 - 9 \end{array} \right\}$



$$Y = \bar{D}_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 + \bar{D}_3 \bar{D}_2 D_1 \bar{D}_0 + \bar{D}_3 D_2 \bar{D}_1 \bar{D}_0 + \bar{D}_3 D_2 D_1 \bar{D}_0 + \bar{D}_3 D_2 D_1 D_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 D_1 \bar{D}_0 + D_3 \bar{D}_2 D_1 D_0$$

$$Y = \bar{D}_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 + D_3 D_2 + D_1 D_2 \bar{D}_3 + \bar{D}_1 D_2 D_3$$

⇒ For write BCD code each digit (decimal) is write separately in BCD.

e.g. $(534)_{10} = (010100110100)_{BCD}$

2. Excess -3 code :-

⇒ Excess -3 code = BCD + 3

⇒ Unweighted code

⇒ 4 bit code.

Decimal Excess -3 code.

0	0011
1	0100
2	0101
3	0110
4	0111
5	1000
6	1001
7	1010
8	1011
9	1100

Self complement.

⇒ It is self complement code.


⇒ Only unweighted code which is self complement is Excess 3-code.

⇒ The code which addition is 9 is self complement code.

e.g. $\left. \begin{array}{l} 2421 \\ 3321 \\ 4311 \\ 5211 \end{array} \right\} \text{weighted } \left. \begin{array}{l} \\ \\ \\ \end{array} \right\} \text{self complemented.}$

Q1. Write 2421 weighted code.

Sol.	Decimal	2 4 2 1
	0	0 0 0 0
	1	0 0 0 1
	2	0 0 1 0
	3	0 0 1 1
	4	0 1 0 0
	5	0 1 0 1
	6	1 0 0 0
	7	1 0 0 1
	8	1 1 1 0
	9	1 1 1 1



3. Binary to Gray code:-

(A) Binary to Gray:-


⇒ Unweighted code.

⇒ successive no. is differ by 1 bit.

⇒ Also called unit distance code.


⇒ Also cyclic code, Reflective code and Minimum error code.

Binary	1	0	1	1	B_3	B_2	B_1	B_0
	↓	↓	↓	↓				
Gray	1	1	1	0	G_3	G_2	G_1	G_0




(B) Gray to Binary:-

Binary Gray




classmate



Q)
Sol

★ Data Representation :-

Data representation



+6	110	0110	0110	0110
-6	X (can't write)	1110	1001	1010

⇒ In all representation +ive no. are represented in similar way. To represent -ive no in sign magnitude, only sign bit change. In 1's complement represent -ive no. first write positive no. and then 1's complement to it.

⇒ And in 2's complement first write +ive no. and then 2's complement to it.

Q: A no. is represent in 2's complement for 1011 the equivalent decimal value.

Sol: $1011 = -(0101) = -5$

Q:- To find $5-4$?Sol:- $5+(-4)$

$$+5 = 0101$$

$$-4 = 1100$$

$$+5+(-4) = 0101$$

$$1100$$

$$\times 0001$$

⇒ In 2's complement addition if any carry present it is discarded.

⇒ In 2's complement to extend no. of bit copy MSB bit.

Q:-17. Page - (6):

Sol:- $1001 \rightarrow -(0111) = -7$

$$11001 \rightarrow -(001101) = -7$$

$$111001 \rightarrow -(000111) = -7$$

	Binary	Sign mag	1's	2's
0	0000	+0	+0	+0
10	0001	+1	+1	1
	0010	+2	2	2
	0011	+3	3	3
similar	0100	+4	4	4
	0101	+5	+5	+5
sent of	0110	+6	+6	+6
	0111	+7	+7	+7
	1000	-0	-7	-8 *
	1001	-1	-6	-7
	1010	-2	-5	-6
	1011	-3	-4	-5
all	1100	-4	-3	-4
	1101	-5	-2	-3
	1110	-6	-1	-2
	1111	-7	-0	-1

classmate

PAGE

4 bit :-

- (i) range of signed mag $-7 \rightarrow +7$
- (ii) " " 1's complement $-7 \rightarrow +7$
- (iii) " " 2's complement $-8 \rightarrow +7$

 $\Rightarrow$ For signed mag. and 1's complement :-n bit $\rightarrow -(2^{n-1}-1)$ to $+(2^{n-1}-1)$ $\Rightarrow$ For 2's complement :-n bit $\rightarrow -(2^{n-1})$ to $+(2^{n-1}-1)$ Q:- Perform $5+4$ using 2's complement.

$$\begin{array}{rcl} \text{Sol:-} & 5 & = 0101 \\ & 4 & = 0100 \end{array}$$


$$\begin{array}{r} 0101 \\ + 0100 \\ \hline 1001 \end{array} \quad *$$

Overflow may occur when same two because sign no. are added in signed representation because for 4 bit we can only represent.

$$-(2^{n-1}) \text{ to } +(2^{n-1}-1) = (-8 \rightarrow +7)$$

let x and y are sign bit of two no. and z is resultant sign no. then condition for overflow is.

$$Z = \boxed{\bar{X} \bar{Y} Z + X Y \bar{Z}} \quad \text{condition of overflow.}$$



DATE

--	--	--	--	--	--	--	--

let C_{in} = carry into MSB C_{out} = carry from MSB(two
notation.

resultant

classmate <1

PAGE

--	--	--

DATE

--	--	--	--	--	--	--	--

Q: I


Sol:

Q: 10

(B) Parallel comparator type :-

- ⇒ For n bit
 - 2^{n-1} comparator required.
 - 2^n resistor required.
 - $2^n \times n$ priority encoder.
- ⇒ Also called Flash ADC (fastest ADC)

(B) 8 Bit parallel comparator :-




- ⇒ No clock pulse is required.
- ⇒ Therefore it is fastest ADC among all.
- ⇒ Min no. of clock pulse required for n bit conversion is which is inside PIP0.

classmate

PAGE

Range of analog	O/P.
$V_a > 7V_r/8$	111
$7V_r/8 > V_a > 6V_r/8$	110
$6V_r/8 > V_a > 5V_r/8$	101
$5V_r/8 > V_a > 4V_r/8$	100
$4V_r/8 > V_a > 3V_r/8$	011
$3V_r/8 > V_a > 2V_r/8$	010
$2V_r/8 > V_a > V_r/8$	001
$V_r/8 > V_a$	000

(c) SAR Type (Successive Approximation Register) :-



soc - start of conversion

EOC - End of conversion

- ⇒ Ring counter is used to set the base.
- ⇒ Control ckt is used to reset ($V_a < V_r$)
- ⇒ In SAR Type ADC, ring counter will present to successively set the base.
- ⇒ Control ckt is used to reset; previously set bit when $V_a < V_r$.
- ⇒ In SAR Type ADC, n clock pulse required for n bit conversion.
- ⇒ conversion time = $n T_{CLK}$


⇒ SAR Type, conversion time uniform for any analog voltage (conversion time is independent of PAGE

--	--	--

)

Q: Design a synchronous counter using D.FF for the sequence.
 $0 \rightarrow 2 \rightarrow 5 \rightarrow 3 \rightarrow 4 \rightarrow 7 \rightarrow 0$.

Sol: (i)



since 1, 6 is unused
 used lock out condition
 i.e. $1 \rightarrow 0$
 $6 \rightarrow 0$

(ii) Truth table:-

PS	NS
Q_2, Q_1, Q_0	Q_{2+}, Q_{1+}, Q_{0+}
0 0 0	0 1 0
0 1 0	1 0 1
1 0 1	0 1 1
0 1 1	1 0 0
1 0 0	1 1 1
1 1 1	0 0 0
0 0 1	0 0 0
1 1 0	0 0 0

$\Rightarrow$ To avoid lock out change unused states into one of used states in state table.

Q: 10 or, 31.



$\Rightarrow$ 4 bit $\Rightarrow$ 4 state requires $\Rightarrow$ 2 FF. required.

Moore & Mealy :-

DATE

--	--	--	--	--	--

State Machines

Moore

Mealy

⇒ O/p depend on present state

⇒ O/p depend on Present state

⇒ Design easy



Present state

⇒ Design complex

⇒ More no. of state

⇒ less no. of state.

StudentSuvidha.com



- Q1) Counter type ADC
- (b) SAR type ADC
- (c) Parallel comparator type
- (d) dual slope integrating type.
- (i) Weighted resistor
- (ii) R-2R ladder.

(A) Digital to Analog converter (DAC) :-

- (1) Resolution / step size.
- (2) Analog o/p voltage.
- (3) V_{FS}
- (4) % Resolution
- (5) Error Accuracy

1. Resolution / step size :-

It change in analog voltage corresponding one LSB increment in the i/p.

$$\text{Resolution} = \frac{V_r}{2^n - 1}$$

where V_r = reference voltage corresponding to logic 1
 n = no. of bits.

2. Analog o/p voltage :-

$$V_{\text{analog}} = \text{Resolution} \times \text{Decimal equivalent of binary data}$$

Q1. In a 4 bit DAC reference voltage 5V, if binary data 1001 is applied then analog voltage is.

Sol.

$$\text{Resolution} = \frac{V_r}{2^n - 1} = \frac{5}{16 - 1} = \frac{1}{3}$$

$$V_{\text{analog}} = \frac{1}{3} \times 9 = 3V$$

(3) V_{FS} :-

Full scale voltage is the max. o/p voltage of DAC.

$$V_{FS} = \frac{V_r}{2^n - 1} \times 2^n - 1$$

$$V_{FS} = V_r$$

Ques:-
Sol:-

(4) % Resolution :-

$$\% \text{ Resolution} = \frac{\text{Resolution}}{V_{FS}} \times 100$$

$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100$$

(5) Errors / Accuracy :-

 $\Rightarrow$ Max. error acceptable in ADC's or DAC's is equal to resolution or step size.

(6) Analog to Digital converter :-

Characteristics of ADC's :-



$$(1) \text{ Resolution} = \frac{V_{\text{range}}}{2^n - 1}$$

where,

$$V_{\text{range}} = V_{\text{max}} - V_{\text{min}}$$

$$(2) \% \text{ Resolution} = \frac{1}{2^n - 1} \times 100$$

$$(3) \text{ Dynamic range} = (6n + 1.76) \text{ dB} \approx 6n \text{ dB}$$


(B) R-2R ladder :-

- Normal ladder
- Inverted ladder

* Non inverting

* Inverting

(B₁) 3 Bit R-2R ladder :-



⇒ Adjacent to 2R is LSB.

$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_a$$

$V_a = \text{Resolution} \times \text{Decimal equivalent of Binary data}$

$$= \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i$$


(decimal equivalent = $b_2 b_1 b_0$ (binary data))

$$b_2 2^2 + b_1 2^1 + b_0 2^0 = \sum_{i=0}^{n-1} 2^i b_i$$

$$V_o = \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i \times \left(1 + \frac{R_f}{R_i}\right)$$

$V_o = \text{Resolution} \times \text{Decimal} \times \text{gain}$

(B₂) 3 Bit R-2R ladder (Inverting) :-




$$V_o = \text{Resolution} \times \text{decimal} \times \text{gain.}$$

$$V_o = \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i \times \left[\frac{-R_f}{R_i + R} \right]$$

$$I_f = \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i \times \left[\frac{-1}{R_i + R} \right]$$

(B3) Inverted ladder type DAC circuit :-



⇒ Since A and A' both are ground then (logical or virtual ground and ground) the switch is at same potential then charging and discharging of switch problem removed in previous ckt.

$$I = \frac{V_r}{R}$$

$$I_3 = \frac{I}{2} \times b_3$$

$$I_2 = \frac{I}{4} \times b_2$$

$$I_1 = \frac{I}{8} \times b_1$$

$$I_0 = \frac{I}{16} \times b_0$$

Resolution of R-2R ladder type DAC's is

$$\text{Resolution} = \frac{V_r}{2^n}$$

Ques- 5. Page 41.

Solⁿ -

$$V_{FS} = 10.24$$

$$n = 10$$

$$\text{Resolution} = \frac{10.24}{2^{10}} = 10 \text{ mV}$$

$$\text{error} = \frac{\text{LSB}}{2} = \frac{10 \text{ mV}}{2} = \pm 5 \text{ mV}$$

calibrate at 25° i.e. error at 25° is zero.

$$\pm 25^\circ \Rightarrow 5 \text{ mV}$$

$$1^\circ = \frac{5 \text{ mV}}{25^\circ}$$

$$= 0.2 \text{ mV}/^\circ = 200 \mu\text{V}/^\circ$$




(A) Digital to Analog Circuit :-

(B)

Digital to Analog circuits :-

(A) Weighted Resistor DAC :- (4B/1) :-



(B)

$b_3 = \text{MSB} = \text{more current}$

$b_0 = \text{LSB} = \text{less current}$

$$I_3 = \frac{V_r \times b_3}{R}$$

$$I_2 = \frac{V_r \times b_2}{2R}$$

$$I_1 = \frac{V_r \times b_1}{4R}$$

$$I_0 = \frac{V_r \times b_0}{8R}$$

$$I_f = I_3 + I_2 + I_1 + I_0$$

$$V_o = -I_f R_f$$

LSB resistance = (2^{n-1}) MSB resistance.
--

⇒ In weighted resistor DAC the accuracy is less due to use of different resistance.

⇒ To overcome this we use R-2R ladder used

(B)

$$I_f = I_0 + I_1 + I_2 + I_3$$


$$= \frac{I}{16} [8b_3 + 4b_2 + 2b_1 + b_0]$$

$$= \frac{V_r}{2^n} \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times \frac{1}{R}$$

$$I_f = \frac{V_r}{2^n} \left(\sum_{i=0}^{n-1} 2^i b_i \right) \frac{1}{R}$$

$$V_o = \frac{V_r}{2^n} \left(\sum_{i=0}^{n-1} 2^i b_i \right) \left(\frac{-R_f}{R} \right)$$


classmate

Analog to Digital circuit :-(A) Counter type ADC :-

$$V_1 > V_2 \Rightarrow V_0 = V_{ref}$$

$$V_1 < V_2 \Rightarrow V_0 = -V_{ref}$$

⇒ It is one bit quantizer.



⇒ In counter type ADC a comparator is used in 1/p stage to compare 1/p analog voltage with reference voltage provided by DAC feedback.

⇒ A counter is used to count no. of clock pulses applied.

⇒ When analog voltage (V_a) is greater than DAC voltage then o/p is 1. then counter count and if analog voltage (V_a) is less than reference voltage (DAC voltage) then o/p is 0 and counter stops counting and it give the comparative digital o/p.

⇒ Max. no. of clock pulses required for N bit conversion is $2^n - 1$.


⇒ Max. conversion time = $(2^n - 1) T_{CLK}$.

⇒ Conversion time depends on 1/p analog voltage.


⇒ Also called Ramp type ADC.

⇒ SAR is mostly used in Digital ckt to provide interface with microprocessor.

(D) Dual slope Integrating type ADC :-



⇒ V_r slope is always greater than V_a slope.



$$T_1 = 2^n T_{CLK}$$

$$T_2 = N T_{CLK}$$

⇒ In Dual slope a counter is used to count clock pulse

⇒ conversion started initially counter is reset to zero and switch S is connected to V_a (analog voltage) when

integrator is integrating analog voltage o/p of integrator will become -ive voltage. due to this comparator o/p

becomes 1 and counter continues with clock pulses. after 2^n CLK pulses again counter value becomes zero.

at this time t_1 control ckt directs switch S to $-V_r$. During V_r integration upto T_2 time o/p of

integrator is -ive. due to this counter again continues clock pulses. at time T_2 o/p of integrator becomes 0

and comparator o/p becomes 0 due to this counter

classmate

PAGE

--	--	--

will stop. let N is count when counter stops.

Then,

$$V_o = -\frac{V_a}{RC} T_1 + \frac{V_r}{RC} (T_2 - T_1)$$

at time $t = T_2$, $V_o = 0$.

$$\Rightarrow 0 = -\frac{V_a}{RC} T_1 + \frac{V_r}{RC} (T_2 - T_1)$$

$$\Rightarrow V_a T_1 = V_r (T_2 - T_1)$$

$$\Rightarrow V_a \cdot 2^n T_{CLK} = V_r \cdot (N T_{CLK})$$

$$\Rightarrow N = \frac{V_a \cdot 2^n}{V_r} = \frac{V_a 2^n}{V_r}$$

$$\Rightarrow V_a = \frac{V_r}{2^n} N$$

$$V_a = \frac{V_r}{2^n} N$$

If $V_r = 2^n$ then,

$$V_a = N$$

$\Rightarrow$ This is the most accurate ADC among all.

$\Rightarrow$ All ripple and noise is separated or compressed by capacitor. (Therefore this have more accuracy due to integrator).

$$\Rightarrow \text{max. no. of clock pulse} = \frac{2^n + 2^n - 1}{2^n + 2^n} = 2^{n+1}$$

$\Rightarrow$ It is slowest among all.

Application:-

$\Rightarrow$ Mostly used in digital voltmeter.

Clock pulse :-


(i) counter type = $2^{n+1} - 1$

(ii) Flash = 1

(iv) SAR = n

(v) Dual type = 2^{n+1}

4. NAND Gate:-




5. NOR Gate:-



⇒ When logic gate o/p is 1. (Tr. OFF) It will act as current source.

⇒ When logic gate o/p is 0 (Tr. ON). It will act as current sink.




⇒ In cutoff and saturation region transistor will act as switch.

J_E	J_C	Region
RB	RB	cutoff
RB	FB	Reverse active
FB	RB	Active
FB	FB	SATURATION


classmate

PAGE



(Diode AND Gate)

A	B	D_A	D_B	Y
0	0	ON	ON	0
0	1	ON	OFF	0
1	0	OFF	ON	0
1	1	OFF	OFF	1




$$V_o = A + B$$

(Diode OR Gate)


⇒ For NOT gate we use transistor.

Problem:-



Sol:- $V_o = AB + CD$

3. NOT :-




if $A = 0$, T_r is cutoff, $Y = 1$

if $A = 1$, T_r is sat, $Y = 0$

iv) Fan out :-

It is max. no. of logic gate that can be given by 1 logic gate.



$$fanout_H = \frac{I_{OH}}{I_{IH}}$$

$$fanout_L = \frac{I_{OL}}{I_{IL}}$$

$\Rightarrow$ Max. fan out is min value of $(fanout_H, fanout_L)$.

value

Ques- If $I_{OH} = 400 \mu A$, $I_{IH} = 40 \mu A$, $I_{OL} = -16 mA$, $I_{IL} = 1.6 mA$
sol- find fanout.

$$fanout_H = \frac{400}{40} = 10$$


$$fanout_L = \frac{16}{1.6} = 10$$

$$max. fanout = (10, 10)_{min} = 10.$$

$\Rightarrow$ TTL have max. fanout.

v) Noise Margin:-

It is the max. noise voltage that can be added to the logic family which will not affect the o/p.



$$V_{OH} > V_{IH} > V_{IL} > V_{OL}$$


classmate high level
NMH

low level
NML

Characteristics of logic family :-

(i) Propagation delay :- (t_{pd}) :-

⇒ It is measured in nsec.



⇒ Propagation delay is always measured from 50% value of the diag.

⇒ In T_r , ON to OFF time is more compare to OFF to ON time due to saturation or storage time.

(ii) Power dissipation :-

⇒ Power dissipation by each logic gate.

⇒ $P_{diss} = \text{mw}$

$$P_{diss} = V_{cc} \cdot I_{avg}$$

(iii) Figure of Merit :-

$$FOM = P_{diss} * t_{pd} = P_{Joule}$$

⇒ I^2L have best FOM.

⇒ Value of FOM is low the logic family is best


(B) DCIL (Direct Coupled Transistor logic) :-

⇒ In RTL logic family if V_p resistance removed then resultant is DCIL.

⇒ $t_{pd} = 40 \text{ nsec}$

Disadvantage :-

⇒ Current Hogging




A	B	T ₁	T ₂	Y
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0

↓
due to current hogging

⇒ In DCIL logic, If tr. switch different characteristics are used the T_r having lower $V_{BE(SAT)}$ then first on and it will not allow other T_r to on. This phenomenon is known as current hogging.

Integrated Injection Logic (I^2L) :-

⇒ It's injecting the current into Base.



⇒ When A is high the current flows through the base of T_r .

⇒ i.e. T_r must be ON.

⇒ I^2L covers less space.

⇒ i.e. I^2L have high density.

⇒ It is equivalent to NOT gate.


classmate

$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$

$$\text{overall noise margin} = (NM_H, NM_L)_{\min}$$

(A) RTL (Register Transistor Logic) family :-



⇒ Basic gate - NOR gate

⇒ $t_{pd} = 50 \text{ ns}$

⇒ $P_{diss} = 10 \text{ mW}$

⇒ $FOM = 500 \text{ PJ}$

⇒ $NM = 0.2 \text{ V}$

⇒ Fanout = 3


⇒ wired AND used

Disadvantages :-

1. lower speed of operation
2. low Noise margin
3. lowest fan out

DTL (Diode Transistor Logic) family :-

⇒ AND gate followed by NOT gate.



A	B	T ₁	Y
0	0	OFF	1
0	1	OFF	1
1	0	OFF	1
1	1	ON	0

⇒ 20K resistor used only for discharging the junction capacitance. The capacitance which is discharge is Transition cap. C_d .

⇒ The ckt is called basic DTL gate.

⇒ In this any one of the i/p is low, or all the i/p are low, D_A and/or D_B will become forward bias whereas D_1 and D_2 will become reverse bias. Due to this T_1 is OFF and o/p is 1.

⇒ When all the i/p's are high then D_A and D_B become reverse bias and D_1 and D_2 will become forward bias and T_1 is ON and o/p is low.

⇒ The basic gate is NAND gate.

⇒ $t_{pd} = 30\text{ns}$.

⇒ $P_{diss} = 8\text{mW}$.

⇒ $t_{OM} = 240\text{pJ}$.


⇒ $NM = 0.75\text{V}$.

⇒ Fanout = 3.

⇒ It provides wired AND operation.


⇒ To increase fanout we introduce T_2 in place of Diode.

⇒ 5K Ω resistor used to lower the I_1 current.



classmate

called STANDARD LOGIC



⇒ There is no problem of current Hogging.

⇒ FOM = 0.1 PJ - 0.7 PJ.

Best FOM among all logic family.

⇒ $t_{pd} = 40ns$.


⇒ Fan out = 8.

SSI	-	1-12	no. of gates used in this integration.
MSI	-	13-99	
LSI	-	100-1000	
VLSI	-	>1000	

⇒ In I²L logic, due to integration of PNP and NPN tr. it occupies less area hence density are more in I²L logic. It is mostly used in MSI and LSI logic family.

⇒ Also called MTL (Merged logic family) due to integration of Transistor.

TTL (Transistor Transistor logic) family :-



T₁ = Multiemitter transistor.

A	B	T ₁	T ₂	T ₃	T ₄	Y
0	0	A	C	C	S	1
0	1	A	C	C	S	1
1	0	A	C	C	S	1
1	1	R	S	S	C	0

⇒ The ckt shown in fig. is standard TTL logic family. it basically have three stage.

- (i) Multiemitter i/p stage
- (ii) Phase splitter
- (iii) Totem pole or active pull up o/p stage.

active = use of T₁ T₄


Pull up = T₂ (T₃) connect to Vcc.

Operation :-

⇒ Any one of I/p low or all I/p's are low then EB junction is FB. (J_E = FB) and collector base (J_C = RB) is RB. T₁ is in active mode. due to this T₂ and T₃ are OFF (in cutoff region) where as T₄ is SAT. Hence o/p is 1.

⇒ When all the I/p's are high then J_E (EB Junctⁿ) of T₁ is RB and J_C (CB Junctⁿ) is FB. (The mode of operation is Reverse active.

High Threshold logic (HTL) family :-



- ⇒ Zener Diode is used in place of D_2
- ⇒ $NM = 4 - 5V$ (Highest noise margin)
- ⇒ since in DTL all diode and Transistor is -ive temp coefficient ($\frac{dV}{dT} = -2.5mV/^\circ C$)
- ⇒ $\left. \begin{array}{l} \text{logic } 0 = 2V \\ \text{logic } 1 = 12V \end{array} \right\} \text{Higher voltage swing}$
- ⇒ $t_{pd} = 90ns$
- ⇒ $P_{diss} = 55mW$
- ⇒ $FOM = 49.50PJ \approx 5000PJ$
- ⇒ Fanout = 8
- ⇒ Basic gate = NAND gate
- ⇒ Noise margin = $4V - 5V$

DATE

--	--	--	--	--	--

1


Red

classmate

PAGE

--	--	--

T_2 and T_3 are in saturation and T_4 is in cutoff. Hence o/p is zero.



$V_{IH} = 2V$ → I/p voltage at which T_r takes logic

$V_{OH} = 2.4V$

$V_{IL} = 0.8$

$V_{OL} = 0.4$

$t_{pd} = 10ns$

$P_{diss} = 10mW$

FOM = 100 PJ

Fanout = 10

NM = 0.4V

⇒ Diode D is used to cutoff T_r T_4 when T_3 is ON.

⇒ Advantage of Totem pole :-

1. lower power dissipation.
2. Higher speed of operation.
3. Higher fan out.

⇒ Disadvantage of Totem pole :-

It is not used in wired logic.

⇒ To provide wired AND logic open collector configuration is used.

11 130Ω resistor used in collector in O/P stage to reduce ripple or noise generation. to in high frequency of operation.

$\Rightarrow$ In TTL if any I/P is open it behaves as logic 1.

$\Rightarrow$ Clamping diodes are connected in I/P stage to protect transistor during high frequency of operation.

$\rightarrow$ ringing.



$\Rightarrow$ clamping D. removes ringing of high frequency operation.

$\Rightarrow$ There are different type of TTL:-

(a) standard TTL

(b) High speed

(c) low power

(d) schottky TTL

High speed TTL :-

In standard TTL logic family if Resistor value reduce then t_{pd} reduces and known as High speed logic family.

$$t_{pd} = 6 \text{ nSec.}$$


$\Rightarrow$ Power dissipation increases.

Low speed power TTL :-

In TTL logic family if Resistor value increased then power dissipation reduced and resultant is known as low power logic family.

Schottky diode :-


If schottky diode is used b/w collector and Base region then it will remove storage time and saturation delay. the family known as schottky diode TTL.



$$t_{pd} = 2 \text{ nSec.}$$

ECL (Emitter coupled logic family) :-

- ⇒ It is never go in saturation region.
- ⇒ work only in cutoff and Active region.
- ⇒ It is fastest logic family due to work in a Active and cutoff region. (Because it is non saturated)



$$t_{pd} = 1 \text{ nsec}$$

$$f_{out} = 25$$

- ⇒ It basically contains two stage.
 - (1) Differential amp^r I/p stage.
 - (2) CC or Emitter follower o/p stage.
- ⇒ Due to use of D.A. complementary o/p are available in ECL logic family. (NOR/OR) gate.
- ⇒ Due to use of CC stage in the o/p fanout is high.
- ⇒ Negative spikes do not affect the transistor, due to -ive power supply.
- ⇒ ECL uses -ive power supply. Due to this any spikes or negative voltage not affect operation.

$$t_{pd} = 1 \text{ ns}$$

$$P_{diss} = 55 \text{ mW}$$

$$FOM = 55 \text{ PJ}$$

$$f_{out} = 25$$


$$N.M. = 0.3 \text{ V}$$

logic 0 = -1.7V

logic 1 = -0.85V



} It is logic 1 mode only
voltage supply is negative

⇒ ECL provide wired AND logic



⇒ If any I/p is open then it is logic '0'

NMOS :-




N-channel :-

logic 0 = OFF
logic 1 = ON





P-channel MOS :-

logic 0 = ON
logic 1 = OFF





⇒ Since FET is voltage variable resistor hence in MOS circuit in place of req. resistor we use MOSFET.

NMOS NOT Gate :-



A	T ₂	Y
0	OFF	1
1	ON	0

NMOS NAND Gate :-




A	B	T ₂	T ₃	Y
0	0	OFF	OFF	1
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	0

DATE

--	--	--	--	--	--

NMOS NOR Gate :-



$$t_{pd} = 250 \text{ nsec}$$


$$P_{diss} = 1 \text{ mW}$$

$$FOM = 250 \text{ PJ}$$

$$fanout = 5$$

$$NM = 1.5 \text{ V}$$

PMOS NOR Gate :-




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


$$t_{pd} = 300 \text{ nsec}$$

$$P_{diss} = 0.2 \text{ mW}$$


$$FOM = 60 \text{ PJ}$$



Where, V_T = Threshold voltage.

CMOS NOT Gate :-

A	T ₁	T ₂	Y
0	ON	OFF	1
1	OFF	ON	0

Transfer characteristics :-

⇒ lowest power dissipation

$$P_{diss} = 0.01 \text{ mW}$$

$$t_{pd} = 70 \text{ nsec}$$

$$FOM = 0.7 \text{ pJ}$$

$$\text{Fanout} = 50$$

$$NM = \frac{V_{DD}}{2}$$

Power Dissipation :-

(i) static PD =

is During logic '0' or logic '1'

(ii) Dynamic PD =

During transition from 0→1 or 1→0.

$$PD = \propto V_{DD}^2$$