

(Please write your Exam Roll No.)

Exam Roll No. 0796012008

END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY-JUNE 2009

Paper Code: BCA-106

Subject: Digital Electronics

Paper Id: 20106

(Batch: 2005-2008)

Time : 3 Hours

Maximum Marks : 75

Note: Q1. is compulsory. Attempt one question from each part.

- Q1. ~~(a)~~ State and prove De-Morgan's theorem. (5)
~~(b)~~ Describe and compare Register, Main Memory and Secondary Memory. (5)
~~(c)~~ What are the drawbacks of S-R Flip-flop? How are they removed in J-K flip-flop? (5)
~~(d)~~ Perform the following conversions: (5)
(i) $(AB.08)_{16} = ()_{10}$
(ii) $(670.04)_8 = ()_{16}$
~~(e)~~ Design full-subtractor using NAND Gate only. (5)

PART-A

- ~~(a)~~ Realize ~~(i)~~ $Y = A + BC\bar{D}$ using NOR Gates only. (6)
~~(ii)~~ $Y = (A+C)(A+\bar{D})(A+B+\bar{C})$ using NAND Gates only.
~~(b)~~ Express the function $Y = A + \bar{B}C + B\bar{D}$ in (6.5)
(i) Canonical SOP form
(ii) Canonical POS form

- ~~(c)~~ Using the K-Map method, simplify the following Boolean function (6.5)
 $F = \sum_m (0, 2, 3, 6, 7) + \sum_d (8, 10, 11, 15)$
And obtain (i) minimal SOP and (ii) minimal POS expressions
~~(d)~~ If $\bar{A}B + C\bar{D} = 0$, then by using Boolean algebra's laws and properties prove that: (6)
 $AB + \bar{C}(\bar{A} + \bar{D}) = AB + BD + \bar{B}\bar{D} + \bar{A}\bar{C}\bar{D}$

PART-B

- ~~(a)~~ Explain Binary Multiplier. (6)
~~(b)~~ Show how a full-adder can be converted to a full-subtractor with the addition of an inverter circuit. (6.5)
~~(c)~~ What are MUX & DEMUX? Implement the following function using Multiplexer: (6.5)
 $F = \sum_m (0, 1, 3, 4, 8, 9, 13, 15)$
~~(d)~~ Design a code converter to convert Grey code into Binary code. (6)

PART-C

- ~~(a)~~ Define flip flop. Realize JK flip-flop using D-flip-flop. (6)
~~(b)~~ Differentiate between combinational and sequential circuits. Explain the Race-Around condition and how can it be eliminated in Master-Slave JK Flip Flop? (6.5)
~~(c)~~ What are shift Registers? How are they different from Data Registers? The content of a 4-bit shift register is initially 1101. The register is shifted 6 times to the right with the serial input being 101101. What will be the final content of the register after all the 6 shifts are over? (6.5)
~~(d)~~ Explain in detail the construction and working of Universal/Bidirectional shift register. (6)

PART-D

- ~~(a)~~ Design a mod-10 counter to count in Grey code using D-flip flop. (6)
~~(b)~~ What is a Ripple Counter? Draw the wave forms to explain how this circuit can be used as a "Frequency Divider". (6.5)
~~(a)~~ What is a RAM? State the differences between Static RAM and Dynamic RAM. (6)
~~(b)~~ What is a ROM? State the differences among ROM, PROM, EPROM and EEPROM. (6.5)
