END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY-2010

	er Code: er ID: 20		Subject: Digital Electronics Maximum Marks : 75		
_	: 3 Hou				
		Note: Question 1 is compulsory. Attempt one question from each unit.	-		
Q1.	(a)	Show the universality of NAND and NOR gates. Use them to im the 'inverter', 'and'; 'or' logic operations.	nplemen (5		
	(b)	State the Morgan's theorem and show that $\overline{ABC} = A + \overline{B} + C$ and $\overline{(A + B + C)D} = \overline{A} \ \overline{B} \ \overline{C} + \overline{D}$	(5		
	(c)	Explain the working of a half subtractor. Show logic circuit.	(5)		
	(d)	Sketch waveforms of clock pulses and output of three flip flo asynchronous 3 bit ripple counter.	ops of a		
	(e)	Draw logic circuit and truth table of a 2 to 1 multiplexer and show of the two inputs are selected.	how one (5)		
00	(-)	Compain the subsection of additional that the said moulting leading a			
Q2.	(a)	Explain the rules of addition, subtraction and multiplication on numbers (with examples).	(6.5)		
	(b)	Prove $A + A = A$; $A + AB = A$; $AA = A$	(3)		
	(c)	Show that : $X = \overline{AB} + A\overline{B} + AB + \overline{A}\overline{B} = 1$	(3)		
		$X = A + \overline{A}B + \overline{A}B = 1$			
Q3.	(a)	Simplify the following Boolean- expressions.	(6.5)		
		(i) $X = AB\overline{C} + ABC + A\overline{B}\overline{C} + A\overline{B}C + \overline{A}BC$			
	(b)	(ii) (A+B) (BB+C)Construct logic circuits that can implement the following expression	ns: (6)		
	(0)	(i) $X = AB + BC$	15. (0)		
		(i) $X = (AB + C)D$			
		<u>UNIT-II</u>			
Q4.	Define the function of a multiplexer and demultiplexer in digital circuits. Dr neat logic circuits and truth table of a simple demultiplexer. (12				
Q5.		ain the working of a half adder. Show logic circuit, B. expression a How will the circuit behave if NOT gate is removed?	nd truth (12.5)		
		<u>UNIT-III</u>			
Q6.	(a) (b)	Define hatch and differentiate between a hatch and flip- flop. Draw and explain master- slave JK flip flop.	(6.5) (6)		
Q7.	(a) (b)	Explain serial-in-serial-out shift register. Design a 2X4 decoder circuit.	(6.5) (6)		
		<u>UNIT-IV</u>			
Q8.	Draw the logic circuit and explain a 4 bit ripple counter. Show the type of used and explain the counting process.		(12.5)		
Q9.	(a)	Describe the semiconductor/ magnetic/ optical memory devices			
	(b)	computer systems. Explain (i) Static and dynamic RAM. (ii) ROM, PROM, EPROM	(4.5)		
		Differentiate between them and give applications.			

END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY-2008

	Code:BC.	A-106	Subject: Digital Electronics Batch (2005-2007)
-	: 3 Hours		Maximum Marks :73
-		npulsory. Attempt one question from each	part.
21.	(a) State a	and explain the DeMorgan's theorem which converse.	ert a sum into a product form and
	(b) Design	n a full adder circuit using only NOR gates. What	
	(c) What is	is a demultiplexer? Explain the difference between	
	(d) Discus	ss the difference between combinational and sequ	ential logic.
	(e) Why a	re shift registers considered to be basic memory of	devices?
		PART-A	
			(12
2.		ss the function $Y = A + \overline{B} C$ in (a) Canonical SOP and the terms: (i) prime implicant (ii) input variable (and (b) Canonical POS form.
	(b) Explain	in the terms. (i) prime implicant (ii) input variable (my materin and (iv) maxim
23.	(a) Realise	se (i) $Y = A + BC\overline{D}$ using NAND gates and	(12
		(ii) $Y = (A + C)(A + \overline{D})(A + B + \overline{C})$ using	
	(b) Realis	se the following function using (i) multilevel NAND	-NAND network and (ii) multilevel
		NOR network.	
	$Y = \overline{A}$	$\overline{AB} + B(C + D) + \overline{EF}(\overline{B} + \overline{D})$	
24.	(a) Show circuit.	how a full adder can be converted to a full subtract	ctor with the addition of an inverter (12
		in (i) 1-to-8 demultiplexer (ii) 1-to-16 demultiplexe	
25.	(a) Design	n a parallel binary multiplier that multiplies a 4-bit r	number B=B ₃ B ₂ B ₁ B ₀ by a 3 bit
	numbe	er $A=A_2A_1A_0$ to form the product $C=C_6C_5C_4C_3C_2C_1$	C ₀ . (12
	(b) Draw t	the logic diagram of IC74180 parity generator/che	cker and explain its operation with
	the he	elp of a truth table.	
		PART-C	
16.	(a) Explain	n the function of a D flip-flop using a suitable diag	gram and discuss how it works as
	a latch		(12
		that a J-K flip-flop can be converted to a D flip-flo	op with an inverter between the J
	and K	inputs.	
Q7.		ain the operation of master-slave flip-flop and show ated in it?	v how the race around condition is (12
	(b) What i	is the major difference in the operation of edge-tri	ggered flip-flops and master-slave
		PART-D	
28.	(a) -What	t is a ripple counter? What factors determine wheth	ner a counter operates as a count-
		count-down counter?	(12
		is a modulus counter? Draw the logic diagram of	
		ps that trigger on the positive-edge transition.	
29.		is a ROM? Explain the terms: (a) Volatile memory	(b) Non Volatile memory. (12

(b) Describe and compare sequential access memories, random access memories and read

Download Study Material from StudentSuvidha.com

only memories.

(c) EROM

END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY 2008

Subject: Digital Electronics Paper Code:BCA-106 Paper Id:20106 Batch (2001-2004) Maximum Marks:75 Time: 3 Hours Note: Attempt any five questions. Q1. (A) Realize (Draw the logic diagram) for the following. (8) (a) x'y' + xy(b) AC + AB' (c) (x'+y)' (d) (x+y+z')(x'+y'+z')(e) (AB'C'D) + AB'C' (B) Find the equivalent of following equations. (7) G = u + vw' + x(v' + z)'Q2 (a) Simplify the following four variable equations: (8) $K = f(w,x,y,z) = \sum_{x} (0,1,4,5,9,11,13,15)$ (b) Design a 4 bit look-ahead adder circuit. Discuss the functionality of it. (7) (a) Design a two bit binary multiplier. Q3. (8) (b) Design a 4 bit multiplexer using AND-OR gates. (7) (a) Define hatch. Differentiate between hatch and flip flop. Q4. (8) (b) Draw and explain master slave J-K flip flop. (7) (a) Draw and explain 4 bit ripple counter. Q5. (8)(b) Design a mod-10 up counter. (7)Q6. (a) Explain serial-in-serial-out shift register. (8) (b) Design 2x4 decoder circuits. (7) Write short notes on (any two): Q7. (15)(a) RTL (b) CMOS Logic





END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY - JUNE 2007

-		:BCA-106	es ome ba	Subje	ct: Digita		(2005 Batch)	
Time:	Mineral Street	The second secon	d ag-di-E ii	Kanan samuanx	ententa	The second secon	imum Marks :	
		tion No. 1 is ting one que		ry. Attempt for ach part.	our quest	ions from th	re remaining	
	,			9				
Q1.	(a)			e following.				
		(110					(
	" ~	(ii) (AB)						
	(b)	A		COLLEGE A	r Bursh d	Chaquined 1818		
		(i) The		does not take				
				gates a			()	
-	12	(清)、The gate generates transfer function of applied input. (Simplify the following Boolean function and draw logical circuit.						
V	(e)	Simplify the following Boolean function and draw logical circuit.						
		F(A, B, C, E						
nollina	1	D(A, B, C, I			in floor			
	(d)		The state of the s	inter using T fl	Manager Committee of the Committee of th	vorichles	1 Prove this	
	Sum of all minterms of a Boolean function of n variables is 1. Prove the statement for n=3.							
	18			ve flip-flop usi	na two P	C flin flone		
	(1)	.Construct a	master-sta	ve hip-hop usi	ig two K-	3 hip-hops.	(
				PART-A				
	,		apmedior		no esta	e facille ellivi	(8)	
Q2. U	(a)	whose output is 2's complement of the number. (7						
U	(p)	Explain why	NOR and	NAND gates a	ire univers	sal gates.	(5.	
00	/_\	D : 4	X	OR	anovalgui			
	(a)	Design a 4-bit binary to gray code converter. (7)						
	(b)	Design a BCD to Excess-3 code converter with a BCD-to-Decimal decoder and four OR gates. (5.						
		decoder and	a four OR g	ates.			(5.	
				PART-B				
Q4. ((a)	Explain a parallel binary adder with the help of logical diagram and sum						
		two binary numbers A = 1101 and B=1001 using parallel binary adder. (7)						
	(b)	Explain a full adder circuit and construct it with the help of a 3 X 8 Decoder and two OR gates. (5.5)						
		Decoder an	a two OR g	or OR			(5.:	
Q5. (2)	Dosign sog	untial circu		vina stato	table using	hit register	
QJ. ((a) Design sequential circuit for the following state table using 2-bit re							
		and combinational gates. Present State INPUT NEXT STATE				(7.5		
		A	B	X	A	B		
		0	0	0	0	0		
		0	0	1	0	1		
		0	1	0	1	0		
		0	1	1	0	1		
		1	0	0	1	0		
		1	0	1	1	1		

0

1

1

0

1

PART-C

Q 6.	Jay	A flip-flop has 20-ns delay from the time its CP input goes from 1 to 0 to the time the output is complemented. Find out the followings. (5) (i) What is the maximum delay in a 10-bit binary ripple counter that uses these flip-flops? (ii) What is the maximum frequency at which the counter can operate reliably?
	(b)	Explain shift register and different configurations of shift register. (7.5) OR
Q7.	(a)	Why J-K flip-flops is known as universal flip-flop. Design a T-flip-flop
		and D-flip-flop using J-K flip-flop. (7)
	(b)	Design a logical diagram of a 32 x 4 ROM. (5.5)
		PART-D Stap of E 780
Q8.	(a)	Explain look-ahead carry generator and design logical diagram of a look-ahead carry generator. (7.5)
	(6)	Explain multiplexer and implement it to the following Boolean function using 4 x 1 multiplexer. (5) F (A, B, C) = Σ (1, 3, 5, 6) OR
Q9.	(a)	Design a combinational circuit that accepts a two bit number and generates a binary number equal to the square of the input number. (7.5)
	(b)	Write short notes on <u>any two</u> of the followings. (i) Encoder (ii) Sequential Circuit (iii) Edge-Triggered-Flip-Flop (iv) Demultiplexers

Download Study Material from StudentSuvidha.com