

Ques:- Consider the following Statement, Execute on a Register to Reg reference CPU, all the variables are present in the m/y.

How many minimum Registers and machine instructions are required to evaluate the

Statement. : $x = (A * B) + A$.

I₁: Load r₀, A ;

I₂; Load r₁, B ;

I₃; MUL, r₀, r₀, r₁ ;

I₄; ADD, r₀, r₀, r₀ ;

I₅: store x, r₀ ;

2 Registers
and 5 Instns
2 { 3 Addr } 3 { 2 Addr }
Instns Instns

Instruction-Execution Process :-

⇒ To Analyze the Execution sequence of an Instruction, let us consider 8085 micro-processor as a Reference CPU. It is a Accumulator CPU with a word length of 8 bit.

Code :

Statement : $(A + B)$

memory space :

<u>variable</u>	<u>Addr</u>	<u>cell</u>
A	2348	FE
B	4864	C8

machine code :-

I_1 : Load A ; $Acc \leftarrow M[A]$




I_2 : ADD B ; $Acc \leftarrow Acc + M[B]$

memory space :-

	<u>memory.</u>
1000	Load
1001	48
1002	23
1003	ADD
1004	64
1005	48
1006	Next

Execution :-

-t : 1000









IF: Instruction fetch

ID: Instruction Decode


OF: operand fetch

PD: Process Data

WB: write Back



PD & WB



ACC: 1111110
TR: 11001000
ACC: 111000110

Program Execution :-

FC	E'C				
IF	ID	OF		PD	WB
		S ₁	S ₂		D
LMR	2MR	LMR	—	—	1RR
1MR	2MR	1RR	1MR	1ALU	1RR

MR: Memory Reference

RR: Register Reference.

Instruction Execution Process :-

- * CPU reads the instruction from the memory based on a PC called as Instruction - fetch (IF)
- * During the decoding process, CPU enables the respective Hardware to perform the operation. also fetch the remaining part of a instⁿ from the memory when the Instⁿ size is greater than word size.
- * CPU fetch the data either from register or from memory based on the addressing modes, called as operand fetch (OF).
- * Input Data is processed on a enabled Hardware called as Process Data (PD). Later Result is placed into a Destination


called as write Back (WB).

* In the CPU design, Extra storage is provided to store the exceptions of a instructions, called as flag Register.

Que:- Consider a 16 bit Hypothetical processor which supports 1 word opcode with, 2 m/y operands. when the opcode is ALU opcode then operand 1 also acts as a Destination. CPU supports 64 KW memory. memory Reference consumes 8 cycles, ALU operation takes 2 cycles. How many cycles are required to complete the instruction when the opcode is ALU opcode.

Solⁿ:

word size = 16 bit



m/y reg = 8 cycle

ALU = 2 cycles

Instⁿ = 3w

FC	EC				
IF	ID	OF		PD	WB
1MR	2MR	S ₁	S ₂		+1
		1MR	1MR		
1MR	2MR	1MR	1MR	1ALU	1MR

1MR = 80

1ALU = +2

= 50 cycles

6MR + 1ALU = 50 cycles

PSW (Program Status Word) :-

PSW : Acc & Flag Register
Pair

* Flag is a flip-flop, it is a bi-state component, used to store the 1-bit information

* Flags are categorised into two groups :

- 1) Conditional flags.
- 2) Control flags.

1) Conditional flags :-

These flags are set or reset based on the Result nature of a ALU, with

Reference to 8086 PSW, 6 conditional flags are present name as :

- i) carry flag
- ii) Parity flag
- iii) Auxiliary Carry flag
- iv) Zero flag.
- v) Sign flag
- vi) overflow flag.

① Carry :-

Condition : If there is an extra bit out of MSB

$\begin{cases} \rightarrow T = \text{Set} = 1 = C \\ \rightarrow F = \text{Reset} = 0 = NC \end{cases}$

② Parity :-

Condition : If the ALU operation (Acc) contains even number of 1's

$\begin{cases} \rightarrow T = \text{Set} = 1 = PE ; \text{Even parity} \\ \rightarrow F = \text{Reset} = 0 = PO ; \text{Odd parity} \end{cases}$

* This flag is used in the serial data communication to prepare the error correction & error detection codes

③ Auxiliary Carry :-

Condition : Is there an extra bit from the Lower nibble to Higher Nibble
[3rd position] [4th position]

$\begin{cases} \rightarrow T = \text{Set} = 1 = AC \\ \rightarrow F = \text{Reset} = 0 = NA \end{cases}$

* This flag is used in the BCD arithmetic to indicate the Range exceeding condition of a Lower Nibble. It is set when the Lower Nibble is $> F$.

{ carry flag is also used in the BCD Arithmetic to indicating the Range exceeding condition of a Higher Nibble. It is set when the Higher Nibble is greater than F }

* BCD format is used to represent the Decimal Data in the Computer. It is two kinds:

- i) unpacked BCD
- ii) Packed BCD

* In the unpacked BCD, Each Digit is represented with 8 bits.

eg: 23: $\underbrace{00000010}_8 \underbrace{00000011}_3$

In this format 246 codes are unused.

$$2^8 \Rightarrow 256 - 10 = 246$$

So alternative required that is packed BCD.

* In a Packed BCD, Each Digit is represented with 4 bits.

eg: 23: $\underbrace{0010}_2 \underbrace{0011}_3$

In this format 6 codes are unused {A-F}

So, adjustment is required when the ~~Result~~ ^{Result} nibble

~~Lower~~, nibble is greater than 9. i.e. Add 6 to

a Result nibble to get the Data into a

Decimal format.

eg 1:


$$\begin{array}{r} 1 \\ 26 \\ 37 \\ \hline 63 \end{array}$$

$$\begin{array}{r} 0010 \quad 0110 \\ 0011 \quad 0111 \\ \hline 0101 \quad 1101 \quad [SDH] \end{array}$$

LN: 13 { 13 < F } ∴ AC = 0
 HN: 6 { 6 < F } ∴ CY = 0

AC = 0
 CY = 0

Justify :



{ LN: D > 9 ∴ Add 6 to LN
 HN: 5 < 9 ∴ Actual HN is 5 only ∴ No Adjustment to HN }

$$\begin{array}{r} 1 \\ 5D \\ 6 \\ \hline 63 \end{array}$$

D + 6 = 19 ⇒ $\begin{array}{r} 16 \quad 19 \\ \hline 1 \quad 3 \quad (13)_6 \\ \text{Qu} \quad R \end{array}$


eg 2:

$$\begin{array}{r} 1 \\ 28 \\ 29 \\ \hline 57 \end{array}$$

$$\begin{array}{r} 0010 \quad 1000 \\ 0010 \quad 1001 \\ \hline 0101 \quad 0001 \quad [SIH] \\ \hline AC=1 \\ CY=0 \end{array}$$

LN: 17 { 17 > F } ∴ AC = 1
 HN: 5 { 5 < F } ∴ CY = 0

Justify :



$\{ \text{LN: } 1 < 9 \ \& \ AC=1 \therefore \text{Actual LN} > F, \text{ So}$
 ADD 6 to 'LN'

$\{ \text{HN: } 5 < 9 \ \& \ CY=0 \therefore \text{Actual is '5' only}$
 $\text{So No adjustment needed}$

$$\begin{array}{r} 51 \\ 6 \\ \hline 57 \end{array}$$

eg 3:


$$\begin{array}{r} 1 \\ 88 \\ \hline 89 \\ 177 \end{array} \quad \begin{array}{r} \textcircled{1} \quad \textcircled{1} \\ 1000 \quad 1000 \\ 1000 \quad 1001 \\ \hline 0001 \quad 0001 \end{array} \quad [11H]$$

$AC = 1$
 $CY = 0$

$\text{LN: } 17 \{ 17 > F \} \therefore AC = 1$

$\text{HN: } 17 \{ 17 > F \} \therefore CY = 1$

Justify:-



$\{ \text{LN: } 1 < 9 \ \& \ AC = L \therefore \text{Actual LN} > F$
 So Add '6' to LN

$\{ \text{HN: } 1 < 9 \ \& \ CY = 1 \therefore \text{Actual LN} > F$
 So Add '6' to HN

$$\begin{array}{r} 11 \\ 66 \\ \hline 177 \end{array}$$

Date
12/08/2017

④ Zero Flag :-

Condition : "Is the ALU (o/p) (Acc) value zero"

→ $T = \text{set} = 1 = Z$
→ $F = \text{Reset} = 0 = NZ$

value	Status
0	1
$\neq 0$	0

* This flag is used in the CPU to implement the various control structures in the base Hardware and also used to control the some device functionality.

⑤ Sign Flag :-

Condition : "Is the MSB bit of a ALU o/p (Acc) contain 1"

→ $T = \text{set} = 1 = \text{NG} (-ve \text{ logic})$
→ $F = \text{Reset} = 0 = \text{PL} (+ve \text{ logic})$

It is used to preserve the Sign of a data in the CPU.

⑥ Overflow Flag :-

Condition : "There is a carry into the MSB & no carry out of the MSB (or) vice versa"

→ $T = \text{set} = 1 = \text{OV}$

Control Flags :-

Based on the status of these flags, some of the operations are controlled in the hardware. With reference to a 8086 PSW, three control flags are present:

8086 PSW:

① Trap Flag :- (execution flag)

0; At a time Program Execⁿ (go);
1; Single step program execution (trace); -t

② Interrupt Flag :-

0; Disable the Interrupt (DI)
1; Enable the Interrupt (EI)

Only the maskable interrupts are controlled by the interrupt flag.

③ Direction Flag :- (Accessing Flag)

0; Auto increment (CIDI) → Clear Direction
1; Auto Decrement (STD) → Set Direction.

Que:- Consider the following signed data and perform the arithmetic addition operation. What is the status of a carry, zero, and overflow flags in the computation:

$$\text{Data: } \begin{array}{r} \textcircled{1} \text{ 10110110} \\ \text{11011001} \\ \hline \end{array}$$

$$\text{Acc: } \rightarrow \underline{10001111}$$

$$\left. \begin{array}{l} \text{Cy} = 1 \\ \text{ov} = 0 \\ \text{Zero} = 0 \end{array} \right\} \begin{array}{l} \text{Ac} = 0 \\ \text{Parity} = 0 \text{ (in Acc 5 1's)} \\ \text{Sign} = 1 \end{array}$$

$$\text{Ans: } \underline{(1, 0, 0)}$$

Que:- Consider the following 8 bit data computation $(-72) + (-83)$ what is the status of a carry, sign, zero and overflow flags in the computation?

$$-72 :- \begin{array}{r} 01000110 \\ \hline \end{array}$$

$$-72 :- \begin{array}{r} 01001000 \\ \hline \end{array}$$

$$\begin{array}{r} 10110111 \\ \hline \end{array}$$

$$\underline{10111000} \leftarrow 2's \text{ complement}$$

$$-83 :- \begin{array}{r} 01010011 \\ \hline \end{array}$$

$$\begin{array}{r} 10101100 \\ \hline \end{array}$$

$$\begin{array}{r} 10101101 \\ \hline \end{array}$$

$$-72 :- \begin{array}{r} \textcircled{0} \text{ 10110000} \\ \hline \end{array}$$

$$-83 :- \begin{array}{r} 10101101 \\ \hline \end{array}$$

$$\text{Acc: } \underline{01100101}$$

$$\text{Cy} = 1 \quad \text{Parity} = 1$$

$$\text{Ac} = 1$$

$$\text{Sign} = 0$$


$$\text{Zero} = 0$$

$$\text{ov} = 1$$

$$\text{Ans: } \begin{array}{c} (1, 0, 0, 1) \\ \uparrow \quad \uparrow \quad \uparrow \quad \uparrow \\ \text{Carry Sign Zero ov} \end{array}$$


Que:- Consider a 16 bit Hypothetical processor which supports 3 word instructions with 1 word opcode and 2 m/y operands. 1st m/y operand is $(F2)_H$ and 2nd m/y operand is $(3C4)_H$. During the execution of the instruction addition opⁿ is takes place on a above data and report the result into operand 2 location.

- a) How many m/y references are required to complete the instⁿ when it is stored in the m/y with a address of $(78CA)_H$
- b) what is the status of a carry, zero, overflow flag in the computation.



word size = 16 bit

Instⁿ size = $\frac{48 \text{ bit}}{3} = 16 \text{ words}$



6MR

A = 10
B = 11
C = 12

(b)

$(3C4)_H \rightarrow$ $\overset{12}{0000} \overset{11}{0011} \overset{10}{1100} \overset{9}{0100}$ — check this only for AC
 $(F2)_H \rightarrow$ $\overset{12}{0000} \overset{11}{0000} \overset{10}{1111} \overset{9}{0011}$
Acc :- $\overset{12}{0000} \overset{11}{0100} \overset{10}{0011} \overset{9}{0111} \leftarrow 16 \text{ bit Acc}$

$Cy = 0$
 $OV = 0$
 $Zero = 0$

$dnr: (0, 0, 0)$


$AC = 0$
 $Parity = 1$ 6 2's
 $Sign = 0$

#

Addressing Modes :-

- * Addressing mode shows the location of required object in the computer.
- * Object may be a instruction or data.
- * Output of a addressing mode is Effective Address (E.A.)
- * E.A. is the Actual Address of a object. therefore $Object = [EA]$ → Content of
- * In the Instruction design, Addressing mode is implemented in two ways :
 - ① implicit [Addressing mode is implemented in the opcode itself]
 - ② Explicit [Mode field is used in the Instn to specify the Addressing mode]

eg:




(Explicit A.M. }


Type of
addressing mode

$\log_2 \# \text{AM's}$

* Different symbols are used to refer the various addressing modes:

- ① $\# / I$ — Immediate Addressing mode
- ② Reg. Name — Register A.M.
- ③ $[]$ — Direct A.M.
- ④ $() / @$ — Indirect A.M.
- ⑤ Index Reg. Name — Indexed A.M.
- ⑥ $+ / -$ — Auto Indexed A.M.






Sequential Control flow :- (addressing Mode)

These modes are concentrate on the Location of the Data, so Data Transfer and Data manipulation, both of the Instructions are designed with these addressing mode.

① Register / Register Direct addressing mode :-


:- In this mode Data is present in the Register, corresponding Register Name will be maintained in the address field of a Instruction.

Instn Design



E.A. [Reg. Name]
(Effective Addr.)

Register file



data → Read/write Data

• E.A. = addr. field value

↓
Reg. Name

• Data = [EA]


= [Reg. Name]

Actions:

LR → To access the Data.

eg:-

4 word Instn



PC: seq. addr.

↓
JLU op^w

↓
S₁ S₂

↓
S₂

+

Reg A.M.

Reg A.M.

ID

EC

r₀ ← r₀ + r₁

→ P.D.

1RR

1RR

1RR

(write)

(Read)

(Read)

IC (Instⁿ cycle) :-

FC	EC				
IF	ID	OF		PD	WB
		S ₁	S ₂		D
1MR	3MR	1RR	1RR	1ALU	1RR

Que:- If the above instⁿ is 32 byte long executed on a 16 bit CPU. How many m/c references are required to complete when the instⁿ is stored in the Byte addressable m/c.

Word size = 16 bit

$$\text{Instⁿ size} = 32 \text{ byte} = \frac{32 \times 8}{16} = 16 \text{ W}$$

FC	EC				
IF	ID	OF		PD	WB
		S ₁	S ₂		D
1MR	15MR	1RR	1RR	1ALU	1RR

$$= 16 \text{ MR}$$

$$\text{fetch cycle} = 1 \text{ MR}$$

$$\text{Execution cycle} = 15 \text{ MR}$$

$$\text{Instⁿ cycle} = 1 \text{ MR} + 15 \text{ MR} = 16 \text{ MR}$$

Note *

$$\text{Access operand} = \text{OF} + \text{WB}$$

$$\text{fetch operand} = \frac{\text{only OF}}{\text{OF}}$$