

"Instruction cycle" :-

This concept describes the execution sequence of a Program. It contains two subcycles :

- 1.) Fetch cycle
- 2.) Execution cycle

Fetch cycle :-

* Objective of a fetch cycle - is instruction fetch.


* In this process CPU, reads the instruction from the memory, based on a PC.
(Program Counter)

* PC is a compulsory register in the CPU, used to hold the instruction address.

* Starting address of a Program is supplied by the user and the next instruction address is automatically generated by the CPU, by increment the PC with a step size.

* "Step size" is a fixed constant, depends on the word length of a CPU.

* Finally PC holds the address of a next instruction during the execution of current instⁿ.



Eg:- for 16 bit Processor

↳ 2 8 bit cells interfacing

Step size = 2.

and for 8 bit Processor, step size = 1.

eg:-

- t: starting address;
of Program $\rightarrow$ Executable Statement

↳ Line by line
(Instn by Instn)
execution

PC $\rightarrow$ CPU generates m/y request $\rightarrow$ System Bus { AL's
CL's }




PC $\leftarrow$ PC + step size

Analysis :-

* when the CPU supports, 'fixed length Instructions' where instruction size equal to word size then during the fetch cycle, the complete instruction is transferred to CPU.

* when the CPU supports, 'variable length instructions' where


1) opcode = word size then during the fetch cycle, only the opcode is fetched from the m/y.



System Bus

{ DL's }

CPU



Instn
fetch
(IF)

after the decoding the fetched opcode, CPU realizes the actual length of an instruction therefore CPU reads the remaining part of instruction from the memory based on the PC. when Instruction size is greater than word size.

b) opcode size < word size

then during the fetch cycle, one word information is transferred to CPU internal storage. later CPU will be accessing the opcode part from the internal storage by using the local buses.

c) opcode size > word size

This kind of Processor is not in Practice.

Date
10/08/2017

8085 up (8 bit CPU)

* word size = 8 bit

* Address size = 16 bit

{ $A_{15} - A_8$ $AD_7 - AD_0$ }

* opcode size = 8 bit

{ opcode size = word size }

:- Instruction Design :-

① 1 Byte (word) instⁿ :-

opcode

eg: SIM (Send interrupt mask)
RIM etc. (Receive ")

② 2 Byte (word) instⁿ :-

opcode	8 bit Immediate value
8 bit	8 bit

eg: MVI 28H

③ 3 Byte (word) instⁿ :-

OPCode	memory address
8 bit	16 bit

eg: LDA [2040]

:- Operational State :-

code: org 1000 ↓

1000: I₁: SIM

I₂: LDA [2040]

I₃: MVI 28H

I₄: RIM

⋮
⋮



memory storage :-


1000	SIM
1001	LDA
1002	40
1003	20
1004	MVI
1005	28
1006	RIM
1007	Next
1008	
1009	

Valid PC ←

Execution :-

- t : 1000
Enter





Instrⁿ cycle :-

	FC	EC	
	IF	ID	Process
{I ₁ }:	1MR	—	—
I ₂ :	1MR	2MR	—
I ₃ :	1MR	1MR	—
I ₄ :	1MR	—	—

8086 uP (16bit CPU)


* word size = 16 bit

* Opcode size = 8 bit

{ Opcode size < word size }

Execution :-

-t : 1000
↓
Enter



Que:- Consider a 32 bit hypothetical processor used to execute the following code:

Inst ⁿ	Size (in words)
I ₁	2
I ₂	3
I ₃	1
I ₄	2
I ₅	1
I ₆	2
I ₇	1

Assume that Program stored in the mly with the starting address 1000 decimal onwards. what could be the value present in the PC during the execution of a I₆ instruction.

32 bit:- 4 cell addr. (Interfacing)


:- memory storage :-

Inst ⁿ	Size	Byte addressible storage (By default)
I ₁	2	I ₁ :- 1000 - 1007
I ₂	3	I ₂ :- 1008 - 1019
I ₃	1	I ₃ :- 1020 - 1023
I ₄	2	I ₄ :- 1024 - 1031
I ₅	1	I ₅ :- 1032 - 1035
I ₆	2	I ₆ :- 1036 - 1043
I ₇	1	I ₇ :- 1044 - 1047

b) Assume that Program is stored in a word addressable m/y with a starting address $(CA4)_H$ what could be the value present in the PC during the execution of I_6 instruction.

$(CA4)_H \rightarrow$ Starting address

word addressable storage



* Que:- Consider a Hypothetical CPU which supports 24 bit instructions. Program is stored in the m/y with the starting address of 300 decimal onwards. which one of the following is a valid PC.

24 bit $\Rightarrow$ 3B (By default m/y is Byte addressable)

PC: $300 \% 3 \Rightarrow$ 600 a) 400 b) 500 c) 600 d) 700

*Note^{ce} "valid PC is a multiplicative factor of 3"

$$\text{Byte} \quad \text{PC} \quad \text{so} \quad \text{mod} \quad 600 \div 3 = 0$$

so 600 valid PC.

Que:- Consider a 64 bit Hypothetical CPU which supports three category of instructions: with a respective size of 2w, 3w, and 4w long. Program contain 60 category 1 instⁿ, 80 category 2 instⁿ, and 40 category 3 instⁿ. How much space is required to store the Program in a byte addressable m/y. (in bytes).

$$\begin{aligned} C1 : 60 & - 2w \rightarrow 16B \Rightarrow 960 B \\ C2 : 80 & - 3w \rightarrow 24B \Rightarrow 1920 B \\ C3 : 40 & - 4w \rightarrow 32B \Rightarrow 1280 B \\ & \quad \quad \quad \underline{8B} \quad \quad \quad \underline{4160 B} \end{aligned}$$

Que:- Consider a 16 bit Hypothetical Processor which supports 8 Byte long instructions. Program contain 100 instructions. Processor uses the word addressable m/y how many word space is required in the m/y to store the program.

$$\begin{aligned} \Rightarrow 100 \text{ inst}^n & \Rightarrow \frac{8 \text{ bytes (1 inst}^n)}{4 \text{ words}} \Rightarrow 800 \text{ Bytes} \\ & \Rightarrow 100 \text{ inst}^n \times 4 \Rightarrow 400 \text{ words} \end{aligned}$$

Execution cycle :-

- * Objective of a Execution cycle is processing of a currently fetched instruction.
- * Instruction format is required in the Execution cycle to identify the opcode information.
- * Layout design of a instruction is called as instruction format.
- * Instruction format is divided into 'five types' based on the CPU organization.
- * CPU organization is divided into 'three types' based on the availability of a ALU operands:-
 - 1) Stack - CPU
 - 2) Accumulator - CPU
 - 3) General Register - CPU


Stack CPU :-

- * In this organization, ALU operations are always performed on a stack data that means Both of the operands are always required in the stack. After the Processing Result is also place into a stack.


* Stack is a part of memory, initialized with a Stack-Pointer (SP) register.

* In the stack insert and delete operations are taken place at the same end, name as Top of stack (TOS). So TOS become default.

∴ Instruction design :-




* In this organization PUSH & POP instⁿ are used as Data Transfer Instructions, designed as a 'one address instructions'.



Program :-

Instruction :



eg: $(A * B) + C$
 variables are
 in the memory.

Code:

I₁: PUSH A :

A

I₂: PUSH B :

B
A

I₃: MUL : $A * B$

$(A * B)$

I₄: PUSH C :

C
$(A * B)$

I₅: ADD : $(A * B) + C$

$(A * B) + C$

eg₂: $X = (A + B) * (C + D)$
 LHS variables are in the memory.

I₁: PUSH A :

A

I₂: PUSH B :

B
A

I₃: ADD : $A + B$

$(A + B)$

I₄: PUSH C :

C
$(A + B)$

I₅: PUSH D :

D
C
$(A + B)$

I₆: ADD : $C + D$

$(C + D)$
$(A + B)$

I₇: MUL : $(A + B) * (C + D)$

$(A + B) * (C + D)$

Que:-

Consider the following code, running on stack CPU (Stack is empty).

CPU supports 8 bit opcode & 4GB memory.

I₁: PUSH b - 5B

I₂: PUSH x - 5B

I₃: ADD - 1B

I₄: POP c - 5B

I₅: PUSH c - 5B

I₆: PUSH y - 5B

I₇: ADD - 1B

I₈: PUSH c - 5B


I₉: SUB - 1B

I₁₀: POP z - 5B

(a) what is the o/p of a Program code

(b) How much space is required to store the Program in bytes.

(b) 38B



(4GB) ⇒ memory = $\log_2 4G \Rightarrow 32 \text{ bit Address}$
Address = 4B

ALU Instⁿ

opcode = 1B
8 bit

Push & Pop → 2 address


opcode | Address = 5B

Accumulator - CPU :-

- * In this organization, one of ALU operand is always required in accumulator and the another operand is present either in a Register or in a memory. After the Data Processing result is placed into a Accumulator.
- * In the CPU design, only one accumulator is present so, it become the default location
- * Instruction design is :-

Instn : opcode / Address ; - Address
design Instn format

↓
Type of Operation




Data Transfer operation : $\frac{\text{Source}}{\text{mem}} \quad \text{Acc}$

Destⁿ
ACC(memRD): Load
mem(memWR): store

ALU operation : $\frac{S_1}{\text{Acc}} \quad \frac{S_2}{\text{Reg/ mem}} \quad \frac{D}{\text{Acc}}$

Acc (memRD): Load

mem (memWR): Store



Program :-

Instⁿ :

Add [4000] ; memory

Add [4000] ; Acc-cpu

PC: sequential address

} Fc

Add [4000] ; Instⁿ format

ALU opⁿ

} EC.

ACC $\leftarrow$ ACC + M[4000]

eg: $(A * B) + C$
variables are in
m/y.

Code:

I₁: Load A; $Acc \leftarrow M[A]$
I₂: MUL B; $Acc \leftarrow Acc * M[B]$
I₃: ADD C; $Acc \leftarrow Acc + M[C]$

Que: $X = (A + B) * (C + D)$
variables are in memory

Code:-

I₁: Load A; $Acc \leftarrow M[A]$
I₂: ADD B; $Acc \leftarrow Acc + M[B]$
I₃: Store T; $M[T] \leftarrow Acc$ {Spilling}
I₄: LOAD C; $Acc \leftarrow Acc + M[C]$
I₅: ADD D; $Acc \leftarrow Acc + M[D]$
I₆: MUL T; $Acc \leftarrow Acc * M[T]$
I₇: store X; $M[X] \leftarrow Acc$

T; Temporary variable

Que: $X = (A + B) / (C + D)$; variables are in m/y.

code:-

I₁: Load C; $Acc \leftarrow M[C]$
I₂: ADD D; $Acc \leftarrow Acc + M[D]$
I₃: store T; $M[T] \leftarrow Acc$
I₄: Load A; $Acc \leftarrow M[A]$
I₅: ADD ~~D~~ B; $Acc \leftarrow Acc + M[B]$

To minimize
the instrⁿ
follow the
order.

$I_6 : \text{DIV } T ; \text{ACC} \leftarrow \text{ACC} / M[T]$
 $\{ (A+B) / (C+D) \}$

$I_7 : \text{Store } X ; M[X] \leftarrow \text{ACC}$

** Analysis :-

{ How to Design Different Instⁿ with Different format in the CPU }

① variable length supported


* "Expand Opcode Technique" is used in the "fixed length instructions" supported CPU design, to implement the different instructions with various format. In this process low-order instruction is derived by merging the address field to a free opcodes. therefore derived opcode length is increases.

② variable length Instⁿ supported CPU design :-


* Opcode size : 8 bit

* Address size : 8 bit

① 1 - Address Instⁿ design :-



② 0 - Address Instⁿ design :-



{ No Need of a Expand opcode Technique }